> Markdown version of [/jobs/ext/115040-senior-silicon-ate-development-test-engineer-amazon-leo-silicon-team](https://www.wearedevelopers.com/jobs/ext/115040-senior-silicon-ate-development-test-engineer-amazon-leo-silicon-team). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # Senior Silicon ATE Development Test Engineer, Amazon Leo Silicon Team - **Company:** Amazon.com, Inc. - **Location:** San Diego, CA, United States - **Experience:** Expert - **Salary:** $159,200.0 - $215,300.0 - **Contract:** Permanent contract - **Skills:** Data Analysis, Software Debugging, Perl (Programming Language), Firmware, Hardware Design, Joint Test Action (IEEE Standards), Python (Programming Language), System Testing, Tcl (Programming Language), Scripting, JMP (Statistical Software), Application Specific Integrated Circuits, Spotfire - **Published:** May 15, 2026 - **Apply:** https://www.amazon.jobs/en/jobs/10420341/senior-silicon-ate-development-test-engineer-amazon-leo-silicon-team ## About the Role Bachelor's degree in Electrical/Communications Engineering, or experience working in electrical engineering field - 5+ years of experience in RF Test or RF Product Engineering, preferably in high-volume consumer devices manufacturing. - Strong written and verbal skills. - International travel required during release to production phases., Experience with digital / SERDES tests such as scan, MBIST, Vmin search, and loopback. - Experience with JTAG and boundary-scan techniques. - Understand of and experience with DFT and DFM. - Experience with wafer sort and final test ATE hardware development, and debugging. - Experience with running firmware on DUTs to reduce test time and increase self-testability. - Knowledge of PCB design requirements and layout best practices for high-speed signaling. - Excellent understanding of wireless electronic manufacturing, assembly and especially test processes in advanced nodes such as 4nm and below. - Knowledgeable in production control processes, statistical analysis platforms (Galaxy, Spotfire, JMP or similar), data interpretation/analysis, Cp/Cpk, and bench/tester correlation. - Working knowledge of scripting languages such as Python, PERL, and Tcl/Tk ## Description As Senior Silicon ATE Development Test Engineer, you will engage with an experienced cross-disciplinary staff to conceive and design innovative product solutions. You will work closely with an internal inter-disciplinary team, and third party suppliers to drive key aspects of product definition, execution and optimization. You must be responsive, flexible and able to succeed within an open collaborative peer environment. You'll be responsible for development and engineering of high-volume production test methodology for custom SoCs for Leo. You'll be part of the team that creates a chip and system test infrastructure and methodology applicable to transmit and receive communication systems. Export Control Requirement: Due to applicable export control laws and regulations, candidates must be a U.S. citizen or national, U.S. permanent resident (i.e., current Green Card holder), or lawfully admitted into the U.S. as a refugee or granted asylum. Key job responsibilities In this role you will: - Write test plans and test programs for SoCs tested on Teradyne and Advantest equipment. - Develop and review load board, socket, and probe card designs and simulation results for best layout practices and possible signal / power integrity issues. - Convert test patterns from the DFT team into tester-suitable formats (e.g. ATP). - Run test vectors on test platforms and optimize tester and vector parameters to ensure timing and repeatability. - Work with ASIC design teams ensure the test equipment and processes required for production meet Amazon standards for high-volume manufacturing. - Optimize equalization settings for up to 224 Gbps SERDES running on ATE platforms. - Actively identify test related readiness, issues, and optimizations throughout the product lifecycle and work towards expedient resolutions. - Assist in qualification activities such as burn-in board design, HTOL, ESD, etc. ## Related Videos - [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips) - [JavaScript? No. Java Scripts! - Scripting with Java](https://www.wearedevelopers.com/videos/2094-javascript-no-java-scripts-scripting-with-java) - [Playing Pong on a shoulder press machine](https://www.wearedevelopers.com/videos/100140-playing-pong-on-a-shoulder-press-machine) - [Intermediate Bitcoin Script](https://www.wearedevelopers.com/videos/25-intermediate-bitcoin-script) - [Agent Smith Gets Hardware: Autonomous IoT Hacking From Debug Port to Cloud API](https://www.wearedevelopers.com/videos/100258-agent-smith-gets-hardware-autonomous-iot-hacking-from-debug-port-to-cloud-api) - [The Billion Dollar Machine: First Time Right.](https://www.wearedevelopers.com/videos/393-the-billion-dollar-machine-first-time-right) ## Related Articles - [The 8 Best Code Testing Tools](https://www.wearedevelopers.com/magazine/402-the-8-best-code-testing-tools) - [Highest Paying Tech Companies for Developers](https://www.wearedevelopers.com/magazine/220-highest-paying-tech-companies-for-developers) - [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers) - [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline) - [What’s the Difference between a Junior, Mid, and Senior Developer?](https://www.wearedevelopers.com/magazine/238-what-s-the-difference-between-a-junior-mid-and-senior-developer) - [Should senior developers refuse interview coding challenges?](https://www.wearedevelopers.com/magazine/29-should-senior-developers-refuse-interview-coding-challenges)