> Markdown version of [/jobs/ext/1218388-rtl-engineer-networking-asic](https://www.wearedevelopers.com/jobs/ext/1218388-rtl-engineer-networking-asic). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# RTL Engineer, Networking ASIC

- **Company:** Eridu AI
- **Location:** Saratoga, CA, United States
- **Experience:** Expert
- **Salary:** $210,000.0 - $275,000.0
- **Contract:** Permanent contract
- **Skills:** Artificial Intelligence, Microarchitecture, Ethernet, Firmware, Network Troubleshooting, Network Protocols, Performance Tuning, SystemVerilog, Verilog, Application Specific Integrated Circuits, Software Troubleshooting
- **Published:** July 9, 2026
- **Apply:** https://www.indeed.com/viewjob?jk=f29803c937d20d13

## About the Role

* ME/BE with a minimum of 8-15 years of experience.
 * Hands-on knowledge of SystemVerilog and Verilog is mandatory.
 * Solid understanding of ASIC design methodologies, including simulation, verification, synthesis, and timing adjustments.
 * Proven expertise in designing and optimizing scheduling and QoS mechanisms.
 * Experience with Ethernet and IP protocols.
 * Strong analytical and problem-solving abilities, with meticulous attention to detail in troubleshooting and debugging complex networking issues.
 * Excellent verbal and written communication skills, with the ability to collaborate effectively in a team environment and present technical information to diverse audiences.

## Description

We are seeking experienced RTL designers to help define and implement our industry-leading Networking ASIC's. If you're a highly motivated self-starter eager to solve real-world problems, this is a unique opportunity to shape the future of AI Networking. As part of the Design Group, you will be responsible for defining, specifying, architecting, executing, and productizing cutting-edge Networking chips., * Packet buffering, queuing, and scheduling: Work on micro architecture and design implementation of high-speed networking ASIC's, focusing on latency optimization and quality of service (QoS) support. Prior experience with on-chip memory subsystem and scheduling / arbitration design.

 * Implementation and Testing: Implement designs on ASIC platforms, ensuring compliance with industry standards and performance benchmarks. Work with verification team to conduct thorough testing and validation to ensure functionality and reliability.
 * Performance Optimization: Analyze and optimize pipelining architectures to improve performance metrics.
 * Protocol Support: Provide support for various networking protocols such as Ethernet and IP protocols, and high speed interconnects such as UCIe.
 * Troubleshooting and Debugging: Investigate and resolve complex issues related to packet queuing, working closely with cross-functional teams, including system architects, hardware engineers, and firmware developers.


## Related Videos

- [The Gashlycrumb Tinies of AI Networking You Must Know (or Languish!)](https://www.wearedevelopers.com/videos/2067-the-gashlycrumb-tinies-of-ai-networking-you-must-know-or-languish)
- [Playing Pong on a shoulder press machine](https://www.wearedevelopers.com/videos/100140-playing-pong-on-a-shoulder-press-machine)
- [Building a hypercar from scratch](https://www.wearedevelopers.com/videos/607-building-a-hypercar-from-scratch)
- [Agent Smith Gets Hardware: Autonomous IoT Hacking From Debug Port to Cloud API](https://www.wearedevelopers.com/videos/100258-agent-smith-gets-hardware-autonomous-iot-hacking-from-debug-port-to-cloud-api)
- [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips)
- [Docker network without Docker](https://www.wearedevelopers.com/videos/1418-docker-network-without-docker)

## Related Articles

- [Why Event-Driven Architecture Isn’t About Speed (and When You Actually Need It)](https://www.wearedevelopers.com/magazine/745-why-event-driven-architecture-isn-t-about-speed-and-when-you-actually-need-it)
- [Dev Digest 134 - Where pixels sing?](https://www.wearedevelopers.com/magazine/477-dev-digest-134-where-pixels-sing)
- [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers)
- [How We Built a Worry-Free System That Runs for 10+ Years – And What We’d Do Again](https://www.wearedevelopers.com/magazine/751-how-we-built-a-worry-free-system-that-runs-for-10-years-and-what-we-d-do-again)
- [How to Become an AI Engineer](https://www.wearedevelopers.com/magazine/331-how-to-become-an-ai-engineer)
- [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline)