> Markdown version of [/jobs/ext/1250345-soc-architect-memory-subsystem](https://www.wearedevelopers.com/jobs/ext/1250345-soc-architect-memory-subsystem). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # SoC Architect, Memory Subsystem - **Company:** Samsung - **Location:** San Jose, CA, United States - **Experience:** Experienced - **Salary:** $151,000.0 - $251,800.0 - **Contract:** Permanent contract - **Skills:** ARM Architecture, Digital Technology, Software Requirements Analysis, Subsystems, Caching, Information Technology, Low Latency - **Published:** July 12, 2026 - **Apply:** https://www.indeed.com/viewjob?jk=1499d43170fa66fc ## About the Role * 6+ years of experience with a Bachelor's Degree in Computer Science/Engineering, or 4+ years of experience with a Master's Degree, or 2+ years of experience with a PhD * Experience designing and developing complex digital systems and SoC memory architectures * Strong understanding of memory hierarchies, memory interfaces (e.g., DDR, LPDDR, HBM), and memory controllers is crucial * Detailed knowledge of cache subsystems including caching policies and understanding the tradeoffs of latency, bandwidth and hierarchies * Knowledge of memory scheduling, bandwidth management, and latency optimization * High familiarity with existing and emerging JEDEC memory standards * Strong written and verbal communication skills * Experience with cache coherence protocols and bus protocols (e.g., CHI, ACE, AXI) is a plus * Experience with the Android ecosystem and analysis tools is a plus * Experience with Arm architecture and ecosystem is a plus, This position requires the ability to access information subject to U.S. export control restrictions. Applicants must have the ability to access export-controlled information or be eligible to receive a government authorization to access export-controlled information. ## Description As a SoC Architect, you will play a key role in shaping the future of our premium chipsets by defining and driving the development of innovative SoC memory and cache subsystems. This is a technical contributor position that requires a foundation in architecture principles, as well as an understanding of memory subsystems, including memory hierarchies, interfaces, controllers, and caches. Your expertise will enable you to propose and implement new, efficient SoC memory architectures that meet the demands of our cutting-edge products. * Identify, propose, and deliver new SoC memory architectures and features for premium mobile and related product platforms. * Contribute to high-impact deliverables, with the freedom to experiment and explore novel ideas to challenge existing norms and push the boundaries of what is possible. * Create detailed designs and specifications for memory subsystems, including memory interfaces, controllers, and caches. * Analyze PPA trade-offs and optimize memory subsystem performance, power consumption, and area utilization to meet system requirements. * Work closely with software, hardware, and validation teams to ensure memory subsystem designs meet system requirements and are properly integrated * Create and maintain detailed documentation of memory subsystem designs, including architecture, implementation, and verification plans. * Stay up-to-date with emerging memory technologies and recommend their adoption in SoC designs. ## Related Videos - [Swapping Low Latency Data Storage Under High Load](https://www.wearedevelopers.com/videos/746-swapping-low-latency-data-storage-under-high-load) - [10M Data Records Lost, Underwater Computing, and Psychedelic Fish - Matthias Geniar](https://www.wearedevelopers.com/videos/1908-10m-data-records-lost-underwater-computing-and-psychedelic-fish-matthias-geniar) - [HTTP headers that make your website go faster](https://www.wearedevelopers.com/videos/1676-http-headers-that-make-your-website-go-faster) - [Unleashing the Full Potential of the Arm Architecture – Write Once, Deploy Anywhere](https://www.wearedevelopers.com/videos/940-unleashing-the-full-potential-of-the-arm-architecture-write-once-deploy-anywhere) - [Advanced Caching Patterns used by 2000 microservices](https://www.wearedevelopers.com/videos/201-advanced-caching-patterns-used-by-2000-microservices) - [Unleash the power of 5G in your code: transform your apps](https://www.wearedevelopers.com/videos/1567-unleash-the-power-of-5g-in-your-code-transform-your-apps) ## Related Articles - [Introducing Redis Agent Memory Server](https://www.wearedevelopers.com/magazine/699-introducing-redis-agent-memory-server) - [Everything a Developer Needs to Know About MCP with Neo4j](https://www.wearedevelopers.com/magazine/604-everything-a-developer-needs-to-know-about-mcp-with-neo4j) - [Data Science & more: The Lopez dilemma](https://www.wearedevelopers.com/magazine/10-data-science-more-the-lopez-dilemma) - [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers) - [What’s the Difference between a Junior, Mid, and Senior Developer?](https://www.wearedevelopers.com/magazine/238-what-s-the-difference-between-a-junior-mid-and-senior-developer) - [Is Software Engineering Over-Saturated?](https://www.wearedevelopers.com/magazine/418-is-software-engineering-over-saturated)