> Markdown version of [/jobs/ext/1254101-asic-digital-design-staff-engineer](https://www.wearedevelopers.com/jobs/ext/1254101-asic-digital-design-staff-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # ASIC Digital Design, Staff Engineer - **Company:** Synopsys - **Location:** Boxborough, MA, United States - **Experience:** Expert - **Salary:** $114,000.0 - $170,000.0 - **Contract:** Permanent contract - **Skills:** Artificial Intelligence, Computer Engineering, Logic Synthesis of Circuits, Electronic Design Automation, Perl (Programming Language), Data Driven Tests, Static Timing Analysis, Verilog, Application Specific Integrated Circuits, Physical Design - **Published:** July 13, 2026 - **Apply:** https://www.careerjet.com/job/us4ebab3654b9e0643300137c40cb11030/eaa ## About the Role * Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field * 5+ years of ASIC digital design experience with RTL ownership in production silicon * Expert Verilog proficiency for timing-critical designs * Strong Perl scripting skills for design automation * Deep knowledge of synthesis, timing analysis, and power optimization * Experience with PHY IP or high-speed interfaces is preferred Who You Are * You understand how RTL structure affects timing and power outcomes * You communicate effectively across technical disciplines * You produce maintainable code that supports collaboration * You identify process improvements proactively * You resolve technical issues through systematic analysis ## Description Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries. Play Video, Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow. You Are You bring extensive ASIC digital design experience with a track record of delivering production RTL for complex semiconductor IP. Your expertise encompasses timing closure, power optimization, and design quality across advanced process nodes. You work effectively across organizational boundaries, collaborating with architecture, analog, verification, and physical design teams. You manage technical tradeoffs systematically, balancing performance, area, and power requirements while maintaining schedule commitments. When faced with evolving specifications, you provide data-driven analysis and practical solutions. At Synopsys, you will contribute to LPDDR PHY IP that powers mobile and AI applications in production silicon worldwide. What You'll Be Doing * Design RTL modules for LPDDR PHY IP from microarchitecture through synthesis-ready implementation * Optimize designs to meet timing, power, and area targets across multiple process nodes * Develop automation for design generation and flow integration * Collaborate with cross-functional teams to resolve timing and power challenges * Contribute to design reviews and methodology development The Impact You Will Have * Your designs will enable LPDDR PHY IP deployed in high-volume mobile, automotive, and AI products * You will contribute to a major revenue-generating product line for Synopsys * Your work will define performance characteristics for customer systems-on-chip * Your automation will improve design efficiency across the engineering team * Your expertise will influence architectural decisions for future products, Once your resume has been selected, a recruiter and/or hiring manager will reach out to learn more about you, share more about the role, and answer any questions you might have. Interview Next up is interviewing (in person or virtual). You'll be invited to meet with members of the hiring team to discuss your skills and experience, and what you're looking for in your next role. Offer Congratulations! When you have been selected for the role, your recruiter will reach out to make you a verbal offer (a written offer will follow your conversation), and we hope you accept! Onboarding There will be some steps you need to take before you start to ensure a smooth first day, including new hire documentation. Welcome! Once you've joined, your manager, team, and a peer buddy will help you get acclimated. Over the next few weeks, you'll be invited to join activities and training to help you ramp up for a successful future at Synopsys!, NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world's leading GPUs and SoCs. This position offers the opportunity to have real impact in a dynam… + 9 days ago ## Related Videos - [The Billion Dollar Machine: First Time Right.](https://www.wearedevelopers.com/videos/393-the-billion-dollar-machine-first-time-right) - [User 1st! Technology 2nd! Stop building AI nobody uses - start delivering real business outcomes](https://www.wearedevelopers.com/videos/100337-user-1st-technology-2nd-stop-building-ai-nobody-uses-start-delivering-real-business-outcomes) - [Building a fully automated escape room](https://www.wearedevelopers.com/videos/735-building-a-fully-automated-escape-room) - [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips) - [AI as a Test Designer: Transforming Experience into Automated Testing](https://www.wearedevelopers.com/videos/1984-ai-as-a-test-designer-transforming-experience-into-automated-testing) - [Designing for Every Direction: Logical CSS for Global, Adaptive, and Effortlessly Reversible UIs](https://www.wearedevelopers.com/videos/2026-designing-for-every-direction-logical-css-for-global-adaptive-and-effortlessly-reversible-uis) ## Related Articles - [Dev Digest 201: Don't Stop Thinking, AI Slop vs. OSS Security, Rank Things](https://www.wearedevelopers.com/magazine/674-dev-digest-201-don-t-stop-thinking-ai-slop-vs-oss-security-rank-things) - [Dev Digest 166: Sycophancy, Zip bombs and AI Native Development](https://www.wearedevelopers.com/magazine/585-dev-digest-166-sycophancy-zip-bombs-and-ai-native-development) - [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline) - [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers) - [Software Engineer Career: Things You Should Know](https://www.wearedevelopers.com/magazine/143-software-engineer-career-things-you-should-know) - [What’s the Difference between a Junior, Mid, and Senior Developer?](https://www.wearedevelopers.com/magazine/238-what-s-the-difference-between-a-junior-mid-and-senior-developer)