> Markdown version of [/jobs/ext/1254483-senior-technical-lead-silicon-platform-validation-python](https://www.wearedevelopers.com/jobs/ext/1254483-senior-technical-lead-silicon-platform-validation-python). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # Senior Technical Lead - Silicon Platform Validation, Python - **Company:** HCL America Inc. - **Location:** Santa Clara, CA, United States - **Experience:** Expert - **Salary:** $148,000.0 - **Contract:** Permanent contract - **Skills:** ARM Architecture, Profiling, Computer Engineering, Software Debugging, Multiplexing, Joint Test Action (IEEE Standards), Python (Programming Language), Test Data, Data Logging, Formal Methods - **Published:** July 13, 2026 - **Apply:** https://www.indeed.com/viewjob?jk=10e745c7602b715b ## About the Role Education: B.S./M.S./Ph.D. in Electrical Engineering, Computer Engineering, or related field Experience: 4-10+ years in DFT, debug subsystem design, or silicon test engineering Strong expertise in one or both domains: Domain Key Skills Debug Sub-System JTAG/IEEE 1149.1, CoreSight/ARM DAP, trace (ETM/ETB/TPIU), ELA, secure debug, cross-trigger, debug mux, DFx registers ## Description Debug Sub-System Design & Integration Understanding of on-chip debug infrastructure including: JTAG TAP controllers (IEEE 1149.1/1149.6) and daisy-chain/star topologies CoreSight / ARM Debug Architecture (DAP, SWD, ETM, CTI, cross-trigger matrices) Trace infrastructure (ETB, ETR, TPIU, trace funnels, timestamps) Embedded Logic Analyzers (ELA) / on-chip signal monitors Debug authentication and security (secure debug, debug access levels, lock/unlock) Design and integrate DFx (Design for Debug/Diagnostics) features: Performance counters and event monitors Error logging and first-error capture registers Signal observation via debug muxes and pad multiplexing Register access over debug ports (JTAG-to-APB/AHB/AXI bridges) Debug subsystem interconnect (debug bus, cross-trigger fabric, power-domain-aware debug access) Collaborate with architecture teams on debug use cases: boot debug, crash analysis, performance profiling, in-field diagnostics Design-for-Test (DFT) Understand DFT architecture for complex SoC designs, including: Scan insertion: full scan, compressed scan (Tessent, Modus, DFT Compiler) Memory BIST (MBIST): controller design, repair logic, redundancy allocation Logic BIST (LBIST): self-test controllers, PRPG, MISR, fault coverage analysis Boundary Scan (JTAG): BSR chain design, IEEE 1149.1 compliance At-speed testing: launch-on-shift, launch-on-capture, multi-clock domain handling Drive ATPG pattern generation and achieve target fault coverage (stuck-at, transition, path delay, bridging) Implement test compression (DFTMAX, Tessent TestKompress, EDT) to reduce test data volume and ATE test time Design DFT for low-power: isolation, retention scan, UPF-aware DFT insertion Handle analog/mixed-signal test interfaces (ADC/DAC BIST, PLL test modes, SerDes loopback) Define and implement test access mechanisms (TAM): wrapper chains, hierarchical test, IEEE 1500 wrappers for IP cores Verification & Validation (Most Important) Verify DFT/debug RTL through simulation and formal methods: JTAG TAP compliance tests Scan chain integrity checks MBIST/LBIST functional verification Debug authentication sequence validation Run DRC (Design Rule Checks) for DFT: scan rule violations, clock gating, X-sources, hold-time fixes Perform ATPG dry runs and iterate on coverage closure with design teams Support post-silicon DFT validation: scan pattern bring-up, MBIST execution, yield debug Debug test escapes and drive corrective actions (pattern update, DFT ECO, coverage gap closure) Manufacturing Test & Yield Collaborate with test engineering and ATE teams on test program development Optimize test cost: pattern count, test time, multi-site efficiency, compression ratio Support yield analysis and diagnosis: failing pattern debug, defect localization, systematic vs. random fail classifica ## Related Videos - [Unleashing the Full Potential of the Arm Architecture – Write Once, Deploy Anywhere](https://www.wearedevelopers.com/videos/940-unleashing-the-full-potential-of-the-arm-architecture-write-once-deploy-anywhere) - [Boosting OpenSearch Performance: gRPC Search in Action](https://www.wearedevelopers.com/videos/1935-boosting-opensearch-performance-grpc-search-in-action) - [Dirty Tests And How To Clean Them](https://www.wearedevelopers.com/videos/515-dirty-tests-and-how-to-clean-them) - [Profiling Symfony & PHP apps with Blackfire](https://www.wearedevelopers.com/videos/265-profiling-symfony-php-apps-with-blackfire) - [Passive ARM Assembly Skills for Debugging, Optimization (and Hacking)](https://www.wearedevelopers.com/videos/1083-passive-arm-assembly-skills-for-debugging-optimization-and-hacking) - [Sleek, Swift, and Sustainable: Optimizations every web developer should consider](https://www.wearedevelopers.com/videos/937-sleek-swift-and-sustainable-optimizations-every-web-developer-should-consider) ## Related Articles - [What’s the Difference between a Junior, Mid, and Senior Developer?](https://www.wearedevelopers.com/magazine/238-what-s-the-difference-between-a-junior-mid-and-senior-developer) - [Should senior developers refuse interview coding challenges?](https://www.wearedevelopers.com/magazine/29-should-senior-developers-refuse-interview-coding-challenges) - [Dev Digest 155: Hashtable breakthrough, Multi-threaded Python and DeepSeek Leaks](https://www.wearedevelopers.com/magazine/550-dev-digest-155-hashtable-breakthrough-multi-threaded-python-and-deepseek-leaks) - [Dev Digest 230: Secure Agent Sandboxes, $100m OSS & Tricking Claude](https://www.wearedevelopers.com/magazine/744-dev-digest-230-secure-agent-sandboxes-100m-oss-tricking-claude) - [The 8 Best Code Testing Tools](https://www.wearedevelopers.com/magazine/402-the-8-best-code-testing-tools) - [Why Attend a Developer Event in 2026?](https://www.wearedevelopers.com/magazine/688-why-attend-a-developer-event-in-2026)