> Markdown version of [/jobs/ext/1279087-dft-engineer-soc-dft-lead](https://www.wearedevelopers.com/jobs/ext/1279087-dft-engineer-soc-dft-lead). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # DFT Engineer/ SoC DFT Lead - **Company:** Siri Info Solutions Inc - **Location:** Santa Clara, CA, United States - **Experience:** Expert - **Salary:** $120,000.0 - $135,000.0 - **Contract:** Permanent contract - **Skills:** Adobe InDesign, Code Coverage, Computer Engineering, Software Debugging, Perl (Programming Language), Formal Verification, Python (Programming Language), SystemVerilog, Tcl (Programming Language), Verilog, Scripting, Physical Design - **Published:** July 15, 2026 - **Apply:** https://www.indeed.com/viewjob?jk=15e9c3d469acb769 ## About the Role * BS/MS/PhD in Electrical Engineering, Computer Engineering, or related field. 12+ years of experience in DFT with proven leadership of large SoC programs. * Strong expertise in scan insertion, scan compression, ATPG, MBIST, LBIST, boundary scan, and gate-level simulation. * Hands-on experience with Siemens Tessent tools and methodologies. * Experience implementing and debugging SSN and iJTAG architectures. Strong understanding of multi-clock and multi-power domain SoC designs. * Experience with DFT signoff, fault analysis, pattern validation, and silicon debug. Knowledge of synthesis, STA, formal verification, and physical design interactions. * Proficiency with Verilog/SystemVerilog and scripting languages such as Tcl, Perl, or Python. Excellent communication, project coordination, and team leadership skills. Preferred Qualifications * Experience with advanced-node SoCs (7nm, 5nm, 3nm or below). Experience with chiplet-based or multi-die architectures. * Familiarity with IEEE 1149.1, IEEE 1149.6, IEEE 1500, and IEEE 1687 standards. Experience supporting manufacturing test, yield analysis, and failure diagnostics. * Prior experience leading geographically distributed DFT teams. ## Description SoC DFT Lead with experience to define, architect, and execute Design-for-Test solutions for complex multi-partition SoCs from RTL through silicon bring-up. The successful candidate will lead a team of DFT engineers and work closely with RTL, Physical Design, Validation, and Post-Silicon teams to ensure high-quality test implementation and coverage across the entire chip., * Define and document SoC-level DFT architecture and implementation strategy. Lead DFT execution across block, partition, and top-level integration. * Architect and implement scan, scan compression, MBIST, LBIST, boundary scan, SSN, and iJTAG solutions. Plan and manage DFT requirements, schedules, netlist releases, and execution milestones. * Coordinate with RTL, Physical Design, Timing, and Validation teams throughout the design cycle. Drive DFT insertion, verification, ATPG generation, fault coverage closure, and pattern signoff. * Lead DFT structure verification, gate-level simulations, logic equivalence checks, and pattern retargeting activities. Analyze test coverage, diagnose failures, and support silicon bring-up and production ramp. * Mentor and guide DFT engineers and provide technical leadership across projects. Participate in design reviews and ensure DFT readiness at all project milestones. ## Related Videos - [Mutation Testing and Fuzzing in C#](https://www.wearedevelopers.com/videos/703-mutation-testing-and-fuzzing-in-c) - [The Billion Dollar Machine: First Time Right.](https://www.wearedevelopers.com/videos/393-the-billion-dollar-machine-first-time-right) - [JavaScript? No. Java Scripts! - Scripting with Java](https://www.wearedevelopers.com/videos/2094-javascript-no-java-scripts-scripting-with-java) - [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips) - [Intermediate Bitcoin Script](https://www.wearedevelopers.com/videos/25-intermediate-bitcoin-script) - [Test-reduction - Doing more with less](https://www.wearedevelopers.com/videos/977-test-reduction-doing-more-with-less) ## Related Articles - [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers) - [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline) - [Dev Digest 150 - The shift to AI generated code, fingerprinting and OKRs vs. doing your job](https://www.wearedevelopers.com/magazine/533-dev-digest-150-the-shift-to-ai-generated-code-fingerprinting-and-okrs-vs-doing-your-job) - [Résumé-Driven Development: How IT trends affect the job market for software developers](https://www.wearedevelopers.com/magazine/59-resume-driven-development-how-it-trends-affect-the-job-market-for-software-developers) - [Dev Digest 129 - Now that's what I call private data!](https://www.wearedevelopers.com/magazine/468-dev-digest-129-now-that-s-what-i-call-private-data) - [How Much FAANG Companies Actually Pay Software Engineers in 2025](https://www.wearedevelopers.com/magazine/230-how-much-faang-companies-actually-pay-software-engineers-in-2025)