> Markdown version of [/jobs/ext/1281934-engineer-ii-design](https://www.wearedevelopers.com/jobs/ext/1281934-engineer-ii-design). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Engineer II-Design

- **Company:** Microsemi
- **Location:** Allentown, PA, United States
- **Experience:** Experienced
- **Contract:** Permanent contract
- **Skills:** Computer Engineering, Linux, Perl (Programming Language), Formal Verification, Field-Programmable Gate Array (FPGA), Python (Programming Language), Static Timing Analysis, SystemVerilog, Systems Integration, Tcl (Programming Language), Verilog, Scripting, Data Storage Technologies, Application Specific Integrated Circuits, State Machines, Information Technology, Programming Languages
- **Published:** July 15, 2026
- **Apply:** https://wd5.myworkdaysite.com/recruiting/microchiphr/External/job/PA---Allentown---Winchester-Rd/Engineer-II-Design_R2666-26-1

## About the Role

* 2-5 years of experience in RTL Design for ASIC implementation.
 * Bachelor's in Electrical Engineering, Computer Engineering or Computer Science.
 * Design courses and practical application of course learning for high-speed RTL design.
 * Experience with RTL Design tools that include design entry, synthesis, formal verification, RTL/gate level simulation, cross-domain clocking analysis and static timing analysis.
 * Course and Practical usage in RTL design, design verification, synthesis & formality.
 * Proficiency in SystemVerilog development languages.
 * Course and Practical usage in Static Timing Analysis and Verilog simulation tools.
 * Should be able to design complex state machines & data path logic.
 * Proficiency in scripting languages (TCL / Perl / Python) and LINUX.
 * Ability to understand and implement industry standards.
 * Ability to write detailed design specifications.
 * Good analytical, oral and written communication skills.
 * Able to write clean, readable presentations.
 * Self-motivated, proactive team player.
 * Ability to work to schedule requirements.

Preferred

 * Master's in Electrical Engineering, Computer Engineering or Computer Science.
 * FPGA and ASIC System On Chip Design Experience.
 * Lab Experience for system-level validation.

## Description

As a member of Microchip's engineering community, your primary responsibility will be to design, simulate, and verify various RTL-based blocks on our devices. Microchip's designs are an SOC with various hard and soft IP blocks that support many industry standard protocols for Imaging, Networking System Connectivity, Compute and Data Storage., General RTL and ASIC development

 * Detailed module design, performance analysis and detailed design specification creation.
 * Participate in the RTL implementation, synthesis, simulation, pre-layout/post-layout timing verification.
 * Understanding of emerging high speed design techniques to improve Data & Command processing bandwidth, reduce latencies & increase reliability.
 * Support porting the design into test chips and emulation platforms - experience with FPGA design and board implementation tools is advantageous.


## Related Videos

- [JavaScript? No. Java Scripts! - Scripting with Java](https://www.wearedevelopers.com/videos/2094-javascript-no-java-scripts-scripting-with-java)
- [Docker network without Docker](https://www.wearedevelopers.com/videos/1418-docker-network-without-docker)
- [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips)
- [Intermediate Bitcoin Script](https://www.wearedevelopers.com/videos/25-intermediate-bitcoin-script)
- [Docker exec without Docker](https://www.wearedevelopers.com/videos/1094-docker-exec-without-docker)
- [The Billion Dollar Machine: First Time Right.](https://www.wearedevelopers.com/videos/393-the-billion-dollar-machine-first-time-right)

## Related Articles

- [Where to Find Entry-Level Software Engineering Jobs](https://www.wearedevelopers.com/magazine/397-where-to-find-entry-level-software-engineering-jobs)
- [Software Engineer Career: Things You Should Know](https://www.wearedevelopers.com/magazine/143-software-engineer-career-things-you-should-know)
- [Is Software Engineering Over-Saturated?](https://www.wearedevelopers.com/magazine/418-is-software-engineering-over-saturated)
- [What’s the Difference between a Junior, Mid, and Senior Developer?](https://www.wearedevelopers.com/magazine/238-what-s-the-difference-between-a-junior-mid-and-senior-developer)
- [The Ultimate Software Engineer Career Path Guide for 2023](https://www.wearedevelopers.com/magazine/146-the-ultimate-software-engineer-career-path-guide-for-2023)
- [Software Developer Salary in Austria [2023]](https://www.wearedevelopers.com/magazine/213-software-developer-salary-in-austria-2023)