> Markdown version of [/jobs/ext/1294816-adv-asic-fpga-eng-3](https://www.wearedevelopers.com/jobs/ext/1294816-adv-asic-fpga-eng-3). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # Adv ASIC FPGA Eng 3 - **Company:** Moseley Technical Services, Inc. - **Location:** Bloomington, MN, United States - **Experience:** Experienced - **Salary:** $168,085.0 - $178,485.0 - **Contract:** Permanent contract - **Skills:** Artificial Intelligence, Computer Engineering, Digital Electronics, Field-Programmable Gate Array (FPGA), High-Level Architecture, Microsoft Office, Static Timing Analysis, Application Specific Integrated Circuits, Fpga Hardware, Hardware Testing, Power Analysis (Cryptography), Physical Design - **Published:** July 16, 2026 - **Apply:** https://www.juju.com/job/00000000ggvjm4 ## About the Role Bachelor's degree in Electrical Engineering, Computer Engineering, Science, Engineering, Mathematics, or a related technical field with 5+ years of relevant experience; or Master's degree with 3+ years of relevant experience. Ability to obtain a Department of Defense Secret security clearance at time of hire. Experience with ASIC and/or FPGA design, verification, simulation, and documentation. Proficiency with ASIC/FPGA development processes, including synthesis, place and route, timing, power analysis, and design validation. Experience using ASIC/FPGA design tools and Microsoft Office applications. Knowledge of related engineering disciplines, vendor capabilities, foundry technologies, device libraries, and simulation tools. Ability to independently determine technical approaches and contribute to major programs or projects. Experience interfacing with engineering teams, project leaders, senior technical staff, and external customers. ## Description We are hiring a Mid-Level ASIC/FPGA Design Engineer in Bloomington, MN, to support advanced defense and aerospace digital hardware development programs. This role focuses on ASIC and FPGA design, verification, simulation, synthesis, timing analysis, power optimization, and hardware validation, supporting mission-critical embedded electronics and next-generation defense technologies. U.S. citizenship is required, and candidates must be eligible to obtain a DoD Secret security clearance., Define, design, verify, and document ASIC and/or FPGA developments. Determine architecture, system simulation strategy, and detailed design approach. Define module interfaces and device-level design and simulation requirements. Evaluate development flow, including high-level design, synthesis, place and route, timing analysis, and power utilization. Create test and simulation plans to establish functional criteria. Verify test results, analyze performance, and document findings. Review vendor capabilities, foundry technologies, device libraries, and simulation tools as needed. Support technical engineering products using appropriate standards, processes, procedures, and tools. Research and analyze design specifications, customer proposals, and technical documentation to determine design feasibility. Select components and equipment based on specifications, performance, and reliability requirements. Contribute to ASIC/FPGA organizational process improvements, including opportunities to apply AI for continuous improvement and innovation. Plan and execute project tasks supporting major programs and engineering initiatives. Provide technical leadership or guidance to lower-level engineers as needed. ## Related Videos - [Building a fully automated escape room](https://www.wearedevelopers.com/videos/735-building-a-fully-automated-escape-room) - [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips) - [The Billion Dollar Machine: First Time Right.](https://www.wearedevelopers.com/videos/393-the-billion-dollar-machine-first-time-right) - [Designing for Every Direction: Logical CSS for Global, Adaptive, and Effortlessly Reversible UIs](https://www.wearedevelopers.com/videos/2026-designing-for-every-direction-logical-css-for-global-adaptive-and-effortlessly-reversible-uis) - [The Neuro-Architecture of Productivity: How Work Environments Impact Cognitive Performance](https://www.wearedevelopers.com/videos/1122-the-neuro-architecture-of-productivity-how-work-environments-impact-cognitive-performance) - [Strange New Worlds: shaping the future of the digital age](https://www.wearedevelopers.com/videos/677-strange-new-worlds-shaping-the-future-of-the-digital-age) ## Related Articles - [How to Become an AI Engineer](https://www.wearedevelopers.com/magazine/331-how-to-become-an-ai-engineer) - [Dev Digest 162: AI careers, MCP, AWS best practices & floppy sweaters](https://www.wearedevelopers.com/magazine/571-dev-digest-162-ai-careers-mcp-aws-best-practices-floppy-sweaters) - [What Industries Outside of AI Are Hiring The Most AI Experts?](https://www.wearedevelopers.com/magazine/98-what-industries-outside-of-ai-are-hiring-the-most-ai-experts) - [Dev Digest 201: Don't Stop Thinking, AI Slop vs. OSS Security, Rank Things](https://www.wearedevelopers.com/magazine/674-dev-digest-201-don-t-stop-thinking-ai-slop-vs-oss-security-rank-things) - [Everything a Developer Needs to Know About MCP with Neo4j](https://www.wearedevelopers.com/magazine/604-everything-a-developer-needs-to-know-about-mcp-with-neo4j) - [Dev Digest 164: AI Agents, AI Blindspots and MCP security problems](https://www.wearedevelopers.com/magazine/578-dev-digest-164-ai-agents-ai-blindspots-and-mcp-security-problems)