> Markdown version of [/jobs/ext/1310402-system-signal-integrity-engineer](https://www.wearedevelopers.com/jobs/ext/1310402-system-signal-integrity-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# System Signal Integrity Engineer

- **Company:** OSI Engineering
- **Location:** Austin, TX, United States
- **Experience:** Expert
- **Salary:** $162,240.0 - $183,040.0
- **Contract:** Temporary contract
- **Skills:** Network Analysis, Encodings, Computer Programming, Data Recovery, Digital Arts, Perl (Programming Language), Ethernet, Python (Programming Language), MATLAB, PCI Express, SAP Sales and Distribution, Signal Integrity, USB, Scripting, Hfss, Modeling and Simulation, Ansys
- **Published:** July 17, 2026
- **Apply:** https://www.dice.com/job-detail/bb008136-c639-4a0e-b8c0-b535fa73f328

## About the Role

* Strong system-level Signal Integrity experience supporting high-speed digital designs.
 * Deep understanding of SerDes architectures, including:
 + FFE
 + CTLE, * Experience using laboratory measurement equipment including VNA and TDR is preferred.
 * Programming or scripting experience using Matlab, Python, Perl, or similar languages is preferred.
 * Excellent communication, documentation, and problem-solving skills.
 * Ability to work independently while collaborating effectively with cross-functional engineering teams., * Ph.D. preferred with 3+ years of relevant industry experience, or
 * Master''s degree required with 5+ years of relevant industry experience.

## Description

* Perform system-level Signal Integrity (SI) design, analysis, and validation for next-generation Mac products.
 * Analyze and optimize high-speed SerDes links, including transmitter and receiver equalization techniques such as FFE, CTLE, DFE, VGA gain, CDR behavior, link training algorithms, and internal eye margining.
 * Support signaling technologies including NRZ, PAM3, and PAM4.
 * Conduct statistical channel analysis across multiple channel variants and validate end-to-end link performance.
 * Review PCB and flex layouts, including trace routing, impedance control, and return path analysis.
 * Develop and evaluate interconnect models using S-parameters, W-elements, and other modeling techniques.
 * Perform channel modeling and simulation using industry-standard SI tools.
 * Support compliance testing and passive channel/component characterization for high-speed interfaces.
 * Perform system-level transient analysis using IBIS-AMI, HSPICE, Spectre, AMS, Simplis, and related simulation models.
 * Utilize measurement equipment including Vector Network Analyzers (VNA) and Time Domain Reflectometry (TDR) for validation, calibration, and de-embedding.
 * Develop scripts using Matlab, Python, Perl, or similar languages to improve engineering workflows.
 * Create clear technical documentation and collaborate effectively with cross-functional engineering teams., + VGA Gain
 + Clock Data Recovery (CDR)
 + Link training algorithms
 + Internal eye margining
 * Experience working with NRZ, PAM3, and PAM4 signaling technologies.
 * Expertise with industry-standard interfaces including:
 + USB4
 + USB3.1 / USB2
 + PCIe
 + Thunderbolt
 + DisplayPort
 + HDMI
 + MIPI
 + Ethernet
 + SD
 * Experience supporting parallel interfaces such as:
 + DDR
 + LPDDR
 + GDDR
 + NAND
 + Other synchronous interfaces
 * Strong understanding of transmitter and receiver compliance testing.
 * Experience with PCB materials, flex materials, connector design, and high-speed interconnect design.
 * Proficiency with SI simulation tools such as:
 + Ansys HFSS
 + Keysight ADS
 + SIwave
 + PowerSI
 * Working knowledge of


## Related Videos

- [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips)
- [Cloud Vendor Lock-In - Is it just a new version of the Database Abstraction Layers?](https://www.wearedevelopers.com/videos/1185-cloud-vendor-lock-in-is-it-just-a-new-version-of-the-database-abstraction-layers)
- [Prototyping with Hardware and the Web](https://www.wearedevelopers.com/videos/651-prototyping-with-hardware-and-the-web)
- [Security Pitfalls for Software Engineers](https://www.wearedevelopers.com/videos/726-security-pitfalls-for-software-engineers)
- [Colorful quantum randomness](https://www.wearedevelopers.com/videos/100257-colorful-quantum-randomness)
- [Project Fugu: Extending the web](https://www.wearedevelopers.com/videos/832-project-fugu-extending-the-web)

## Related Articles

- [Software Engineer Career: Things You Should Know](https://www.wearedevelopers.com/magazine/143-software-engineer-career-things-you-should-know)
- [Is Software Engineering Over-Saturated?](https://www.wearedevelopers.com/magazine/418-is-software-engineering-over-saturated)
- [What is Software Engineering?](https://www.wearedevelopers.com/magazine/289-what-is-software-engineering)
- [Best Countries for Software Engineers](https://www.wearedevelopers.com/magazine/267-best-countries-for-software-engineers)
- [Top-Paying Tech Jobs (with Salaries)](https://www.wearedevelopers.com/magazine/372-top-paying-tech-jobs-with-salaries)
- [The 12 Best Jobs for Software Engineers](https://www.wearedevelopers.com/magazine/401-the-12-best-jobs-for-software-engineers)