> Markdown version of [/jobs/ext/1312162-software-engineer-gpu-kernel-authoring-optimization](https://www.wearedevelopers.com/jobs/ext/1312162-software-engineer-gpu-kernel-authoring-optimization). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # Software Engineer - GPU Kernel Authoring & Optimization - **Company:** Coreweave, Inc. - **Location:** United States - **Experience:** Expert - **Salary:** $182,000.0 - $242,000.0 - **Contract:** Permanent contract - **Skills:** Artificial Intelligence, C++ (Programming Language), Compilers, Profiling, Nvidia CUDA, Extract Transform Load (ETL), Python (Programming Language), PCI Express, Visual Effects, Graphics Processing Unit (GPU), High Performance Computing, Pytorch, Large Language Models, Kubernetes, Low Latency, SAP Ariba, Slurm, TensorRT, Hardware Infrastructure - **Published:** July 17, 2026 - **Apply:** https://www.dice.com/job-detail/5570d98b-5e7d-42e3-9fa9-079375dbc4c9 ## About the Role * 5+ years of experience building high-performance computing, GPU/accelerator software, or performance-critical systems. * Hands-on CUDA experience is required-you have written and optimized custom kernels and are fluent with the CUDA programming and memory model. * Deep understanding of GPU architecture and performance: tensor cores, warp/occupancy tuning, the memory hierarchy and bandwidth, NVLink/PCIe, and profiling with Nsight Compute/Systems. * Strong coding in C++ and Python; comfortable reading and writing low-level, performance-sensitive code. * Familiarity with model-serving stacks (vLLM, TensorRT-LLM, llm-d, SGLang) and the kernels that dominate their inference cost. * Strong communicator comfortable collaborating with cross-functional teams and external partners. Preferred: * Triton or Mojo for authoring custom GPU kernels - highly desired. * CuTe DSL for Python-based kernel authoring on NVIDIA GPUs. * JAX and its Pallas kernel language for authoring kernels on GPU/TPU. * HIP / ROCm and AMD GPU experience. * NCCL and collective-communication performance. * Experience with alternative accelerators such as Google TPUs and Meta's MTIA. * Familiarity with kernel-authoring DSLs and nano-compilers such as KNYFE and its Block DSL. * Experience with Kubernetes at production scale. * Experience with SUNK (Slurm on Kubernetes) / Slurm for scheduling large GPU jobs. * Experience running MLPerf submissions or similar large-scale audited benchmarks. * Contributions to OSS projects such as vLLM, SGLang, PyTorch, Triton, or CUTLASS. Wondering if you're a good fit? ## Description CoreWeave is the top-rated AI-cloud for high-performance GPU infrastructure across AI/ML, visual effects, rendering, and real-time inference. Our stack is engineered for speed, scale, and cost-efficiency-an unmatched alternative to traditional hyperscalers. At CoreWeave, infrastructure is the product., We're looking for a Senior Engineer for CoreWeave's Benchmarking & Performance team, focused on kernel authoring and optimization. You will write, profile, and tune the GPU kernels that sit on the critical path of large-scale model serving-squeezing maximum throughput and minimum latency out of every SM, tensor core, and byte of memory bandwidth. You will also aid us in achieving industry-leading end-to-end performance benchmarking publications such as MLPerf. You will be an owner who leads designs, raises engineering standards, and delivers measurable improvements to latency, throughput, and reliability across our inference stack. You'll partner with product, orchestration, and hardware teams to turn kernel-level wins into end-to-end gains and meet strict P99 SLAs at scale. * Author, profile, and optimize CUDA kernels-GEMMs, attention, MoE routing, quantization, KV-cache, and fused epilogues-on the critical path of LLM inference. * Optimize for the hardware: exploit tensor cores and tune occupancy, memory coalescing, shared-memory/register usage, and overlap of compute with data movement. * Use kernel-authoring DSLs and compilers to prototype and ship kernels quickly without sacrificing performance. * Benchmark rigorously: build reproducible microbenchmarks and roofline analyses, and validate that kernel-level wins translate to end-to-end latency/throughput gains across model-serving stacks (vLLM, TensorRT-LLM, llm-d, SGLang). * Implement and maintain benchmarking workflows for end-to-end MLPerf Inference (and Training) runs, including workload setup, cluster configuration, runbooks, and result validation. * Lead design reviews and drive architecture within the team; decompose multi-service work into clear milestones. * Mentor junior engineers; review cross-team designs and elevate coding/testing standards. * Help ensure reproducible, well-documented benchmarking and kernel-optimization processes. ## Related Videos - [Tour de Force: Open-Source LLM Inference Optimization from Simple to Sophisticated](https://www.wearedevelopers.com/videos/100099-tour-de-force-open-source-llm-inference-optimization-from-simple-to-sophisticated) - [Running Secure Life Science Research at Scale using Hybrid GPU HPC and Kubernetes 🧬](https://www.wearedevelopers.com/videos/100355-running-secure-life-science-research-at-scale-using-hybrid-gpu-hpc-and-kubernetes) - [Photonic Computing: Programming a New Class of AI Accelerators (incl. Live Coding)](https://www.wearedevelopers.com/videos/100196-photonic-computing-programming-a-new-class-of-ai-accelerators-incl-live-coding) - [Accelerating Python on GPUs](https://www.wearedevelopers.com/videos/859-accelerating-python-on-gpus) - [Efficient deployment and inference of GPU-accelerated LLMs​](https://www.wearedevelopers.com/videos/929-efficient-deployment-and-inference-of-gpu-accelerated-llms) - [Trends, Challenges and Best Practices for AI at the Edge](https://www.wearedevelopers.com/videos/630-trends-challenges-and-best-practices-for-ai-at-the-edge) ## Related Articles - [What’s the latest in NVIDIA CUDA Python](https://www.wearedevelopers.com/magazine/568-what-s-the-latest-in-nvidia-cuda-python) - [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers) - [Best US AI Conferences for CTOs in 2026: Build vs. Buy, Vendor Evaluation, and Peer Intelligence](https://www.wearedevelopers.com/magazine/736-best-us-ai-conferences-for-ctos-in-2026-build-vs-buy-vendor-evaluation-and-peer-intelligence) - [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline) - [Highest Paying Tech Companies for Developers](https://www.wearedevelopers.com/magazine/220-highest-paying-tech-companies-for-developers) - [Dev Digest 157: CUDA in Python, Gemini Code Assist and Back-dooring LLMs](https://www.wearedevelopers.com/magazine/557-dev-digest-157-cuda-in-python-gemini-code-assist-and-back-dooring-llms)