> Markdown version of [/jobs/ext/1320977-principal-engineer-high-speed-io-memory-systems](https://www.wearedevelopers.com/jobs/ext/1320977-principal-engineer-high-speed-io-memory-systems). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # Principal Engineer, High-Speed IO & Memory Systems - **Company:** The Eeo - **Location:** Austin, TX, United States - **Experience:** Expert - **Contract:** Permanent contract - **Skills:** Artificial Intelligence, Data Analysis, Bash Shell, C++ (Programming Language), Code Coverage, Computer Programming, Computer Engineering, Software Debugging, Ethernet, Firmware, Python (Programming Language), PCI Express, Scripting, Information Technology, Data Analytics - **Published:** July 17, 2026 - **Apply:** https://www.dice.com/job-detail/805bd037-f2cb-4b0d-9a82-a9dbc1becf32 ## About the Role * M.S. in Electrical Engineering or Computer Science. * 7+ years of experience in post-silicon validation, system bring-up, or a closely related hardware engineering discipline. * Hands-on experience with high-speed IO or memory protocols: PCIe, Ethernet, HBM, CXL, UCIe, or similar. * Strong analytical skills applied to test development and data-driven debug. * Scripting proficiency in Python, Bash, or equivalent. * Demonstrated ability to lead cross-functional debugging efforts across hardware, firmware, and software teams. * High ownership, self-starter mindset-you drive issues to closure without waiting to be asked. * Clear and effective communicator with a proactive, collaborative approach to problem-solving. Preferred * Deep expertise in high-speed SerDes training, adaptation, and equalization. * Experience with mixed-signal IO design and validation. * Hands-on proficiency with lab equipment including high-bandwidth oscilloscopes, BERTs, and VNAs. * Programming experience in C or C++ for tooling, automation, or low-level debug. Why SambaNova Systems ## Description SambaNova's DataScale platform pushes the limits of AI compute-and the integrity of every high-speed interface and memory subsystem is critical to its performance in the field. As a Principal Engineer, Post-Silicon Validation, you will own the bring-up, debug, and validation of high-speed IO and memory subsystems from first silicon through customer deployment. This is a deeply technical, high-ownership role for an engineer who thrives on hard debug problems. You will operate across silicon, board, and software layers-leading cross-functional teams to root cause, driving issues to resolution, and building the infrastructure that makes future bring-up cycles faster and more reliable. If you have a bias for action, a sharp analytical mind, and the kind of depth that comes from years in post-silicon validation, this role was built for you. What You'll Do System Bring-Up & Validation * Own post-silicon bring-up and validation of high-speed IO and memory subsystems, including characterization, functional validation, stress testing, and performance analysis. * Drive system power-on readiness-including debug infrastructure, tooling setup, and contingency planning-to enable first-pass bring-up success. Debug & Cross-Functional Execution * Lead system-level debug across silicon, board, and software layers, driving complex issues to verified root cause and resolution. * Partner with design, firmware, verification, and systems teams to ensure timely bring-up and issue closure-without losing momentum. Productization & Deployment * Support product validation, deployment, and RMA debug in partnership with systems and customer engineering teams. * Ensure product release readiness with a clear focus on stability, performance, and long-term field reliability. Pre-Silicon & Design Feedback * Review SoC architecture, board design, and SI/PI analysis through the lens of post-silicon debug and real-world deployment. * Contribute to pre-silicon verification and emulation to improve bring-up efficiency and test coverage before first silicon arrives. Infrastructure & Methodology * Develop scripts and tooling to automate validation, debug, and data analysis workflows-reducing manual effort and accelerating iteration. * Drive continuous improvement in post-silicon validation methodologies, debug infrastructure, and test scalability across product generations. ## Related Videos - [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips) - [JavaScript? No. Java Scripts! - Scripting with Java](https://www.wearedevelopers.com/videos/2094-javascript-no-java-scripts-scripting-with-java) - [Playing Pong on a shoulder press machine](https://www.wearedevelopers.com/videos/100140-playing-pong-on-a-shoulder-press-machine) - [The Gashlycrumb Tinies of AI Networking You Must Know (or Languish!)](https://www.wearedevelopers.com/videos/2067-the-gashlycrumb-tinies-of-ai-networking-you-must-know-or-languish) - [Building a hypercar from scratch](https://www.wearedevelopers.com/videos/607-building-a-hypercar-from-scratch) - [Intermediate Bitcoin Script](https://www.wearedevelopers.com/videos/25-intermediate-bitcoin-script) ## Related Articles - [Highest Paying Tech Companies for Developers](https://www.wearedevelopers.com/magazine/220-highest-paying-tech-companies-for-developers) - [Data Science & more: The Lopez dilemma](https://www.wearedevelopers.com/magazine/10-data-science-more-the-lopez-dilemma) - [Dev Digest 129 - Now that's what I call private data!](https://www.wearedevelopers.com/magazine/468-dev-digest-129-now-that-s-what-i-call-private-data) - [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers) - [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline) - [Why Attend a Developer Event in 2026?](https://www.wearedevelopers.com/magazine/688-why-attend-a-developer-event-in-2026)