> Markdown version of [/jobs/ext/1356591-senior-fpga-developer-systemverilog](https://www.wearedevelopers.com/jobs/ext/1356591-senior-fpga-developer-systemverilog). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # Senior FPGA Developer (SystemVerilog) - **Company:** Terra Ag - **Location:** Kirchheim, Germany (Remote available) - **Experience:** Expert - **Contract:** Permanent contract - **Skills:** Board Bringup, Software Debugging, Distributed Systems, Ethernet, Formal Verification, Field-Programmable Gate Array (FPGA), Github, Hardware Description Language, Python (Programming Language), PCI Express, Performance Tuning, Regression Testing, System on a Chip, SystemVerilog, Systems Integration, Tcl (Programming Language), Management of Software Versions, Vivado, Scripting, Fpga Hardware, ModelSim, Codebase, Software Version Control, Jenkins - **Published:** July 20, 2026 - **Apply:** https://www.adzuna.de/details/5607872870 ## About the Role The Senior FPGA Developer is expected to have the following qualifications and experience. * 5+ years production FPGA on AMD/Xilinx; expert SystemVerilog RTL * Demonstrated mentoring of junior engineers * Strong constraints/timing (XDC), CDC/reset, and practical floorplanning; consistent timing closure * Hands-on DDR3/DDR4, PCIe endpoints/DMA, Ethernet/SFP; integrating/evaluating third-party MAC/PCS IP * Strong verification background; experience with self-checking testbenches and regression testing, proficiency with ModelSim/Questa. Knowledge of OSVVM/UVM is a plus * CI for HDL: scripted sim/synth/impl (Tcl/Make/Python), lint, artifact/version management; board bring-up and ILA-based debug * System integration with SW/FW: register maps, driver contracts, HIL * Proficiency in written and spoken English * Ability to be on-site in Munich or Potsdam offices to work with hardware, when required * Applicants must have the right to work in Germany at the time of application. We do not provide visa sponsorship. * Must be eligible to obtain and maintain either (a) a U.S. Secret (or higher) security clearance or (b) an EU SECRET (or national equivalent) personnel security clearance. Employment is contingent on meeting applicable government security requirements; eligibility is determined by the competent authorities. Good to have: * AXI4/AXI-Stream expertise and DMA performance tuning * Formal verification exposure * Scripting for automation (Python/Tcl) and CI systems (GitHub Actions/Jenkins) * MicroBlaze/Zynq ecosystems and low-level FW/C driver collaboration * Proven delivery on Artix-7 and/or Kintex UltraScale with Vivado ## Description The Senior FPGA Developer will be a member of the core team building the Quantum Key Distribution system. The focus is end-to-end RTL ownership on AMD/Xilinx (Artix-7, Kintex UltraScale): architect, implement, verify, and close timing on high-rate interfaces and deterministic pipelines. The role also sets engineering discipline for FPGA development and mentors a junior engineer., The Senior FPGA Developer owns the FPGA architecture/codebase and collaborates closely with embedded/software to define clean contracts, ensure reliable bring-up, and deliver reproducible, versioned bitstreams., The Senior FPGA Developer should expect to work in the following activities. * RTL architecture, interfaces, and rather high-speed datapaths + Owning SystemVerilog RTL architecture/implementation for Artix-7 and Kintex UltraScale (SystemVerilog, Vivado) + Implementing DDR3/DDR4 controllers integration, PCIe endpoint/DMA, and Ethernet/SFP paths; evaluating/integrating third-party MAC/PCS IP + Building deterministic acquisition/timing/sifting layers - packetization, buffering, alignment; robust clocking/CDC/reset; custom low-level protocols - and bridging them to high-throughput interfaces (DDR/PCIe) + Defining clear AXI/AXI-Stream boundaries and register maps for SW/FW integration * Constraints, timing closure, and floorplanning + Authoring and maintaining XDC constraints (clocks, I/O, exceptions); achieving consistent timing closure across corners + Applying practical floorplanning (pblocks, placement guidance) and CDC methodology; analyzing reports and iterating for margin * Verification and CI + Establishing a professional verification environment with ModelSim/Questa; developing self-checking testbenches and regression suites; integrating Python/cocotb co-simulation with software harnesses/mocks; defining coverage goals (OSVVM/UVM as appropriate) + Building CI for lint/sim/synth/impl; archiving reports/bitstreams; automating regressions (including cocotb) and basic HW-in-the-loop smoke tests * Bring-up, debug, and releases + Board bring-up and debug using ILA/logic analyzers; link training, memory calib, and protocol bring-up + Owning bitstream packaging, versioning, and release notes; ensuring reproducible builds and traceable artifacts * Cross-team collaboration and mentoring + Driving system integration with SW/FW: register/driver contracts, throughput/latency budgets, HIL + Mentoring a junior engineer; codifying style guides, reviews, and design documentation ## Related Videos - [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips) - [The Road to MLOps: How Verivox Transitioned to AWS](https://www.wearedevelopers.com/videos/1050-the-road-to-mlops-how-verivox-transitioned-to-aws) - [Innovating Developer Tools with AI: Insights from GitHub Next](https://www.wearedevelopers.com/videos/1268-innovating-developer-tools-with-ai-insights-from-github-next) - [Navigating the Corporate Jungle: Life as a Developer in a large Company](https://www.wearedevelopers.com/videos/621-navigating-the-corporate-jungle-life-as-a-developer-in-a-large-company) - [Our GitOps approach for deploying an Identity Provider and an API Gateway in a SaaS company](https://www.wearedevelopers.com/videos/776-our-gitops-approach-for-deploying-an-identity-provider-and-an-api-gateway-in-a-saas-company) - [Bringing AI Model Testing and Prompt Management to Your Codebase with GitHub Models](https://www.wearedevelopers.com/videos/1536-bringing-ai-model-testing-and-prompt-management-to-your-codebase-with-github-models) ## Related Articles - [Frontend Developer Salary in Germany [2023]](https://www.wearedevelopers.com/magazine/195-frontend-developer-salary-in-germany-2023) - [Backend Developer Salary in Germany [2023]](https://www.wearedevelopers.com/magazine/196-backend-developer-salary-in-germany-2023) - [Software Developer Salary in Germany [2023]](https://www.wearedevelopers.com/magazine/194-software-developer-salary-in-germany-2023) - [Fullstack developer salary in Germany [2023]](https://www.wearedevelopers.com/magazine/197-fullstack-developer-salary-in-germany-2023) - [Find a Developer Job: 12 Best Job Sites For Developers](https://www.wearedevelopers.com/magazine/165-find-a-developer-job-12-best-job-sites-for-developers) - [Finding Jobs in Germany](https://www.wearedevelopers.com/magazine/375-finding-jobs-in-germany)