> Markdown version of [/jobs/ext/1388368-senior-fpga-engineer-leo-payload-fpga-amazon-leo-hardware-development](https://www.wearedevelopers.com/jobs/ext/1388368-senior-fpga-engineer-leo-payload-fpga-amazon-leo-hardware-development). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # Senior FPGA Engineer, LEO Payload FPGA, Amazon Leo Hardware Development - **Company:** Amazon.com, Inc. - **Location:** Redmond, WA, United States - **Experience:** Expert - **Salary:** $159,200.0 - $215,300.0 - **Contract:** Permanent contract - **Skills:** Boolean Algebra, Communications Protocols, Computer Engineering, Data Transmissions, Software Debugging, Programming Tools, Logic Synthesis of Circuits, Electronic Design Automation, Perl (Programming Language), Ethernet, Firmware, Field-Programmable Gate Array (FPGA), Hardware Description Language, Hardware Design, Python (Programming Language), Network Service, PCI Express, Signal Processing, Software Deployment, Static Timing Analysis, Subversion, SystemVerilog, Systems Integration, Tcl (Programming Language), Verilog, Vivado, ModelSim, Git, Physical Design, Software Version Control - **Published:** July 22, 2026 - **Apply:** https://dejobs.org/x/x/A54F8DEC09E2499B89EFCCA030502F54/job/ ## About the Role * Bachelor's degree in Electrical Engineering, Computer Engineering, or a related technical field * 7+ years of FPGA design experience * Experience with AMD Xilinx Versal ACAP FPGA architecture and development tools * Demonstrated expertise with Microchip IGLOO2 FPGA platform * Strong proficiency in Verilog HDL for RTL design and verification * Experience with FPGA design tools (Vivado, Libero SoC, or equivalent) * Solid understanding of digital design principles, timing analysis, and clock domain crossing * Experience with simulation tools (ModelSim, VCS, or similar) * Strong debugging and problem-solving skills * HDL Languages: Verilog (required), SystemVerilog (preferred) * FPGA Platforms: Versal ACAP, IGLOO2 * Design Tools: Xilinx Vivado, Microchip Libero SoC * Simulation: ModelSim, Vivado Simulator, or equivalent * Scripting: Python, TCL, or Perl for design automation * Protocols: Understanding of industry-standard communication protocols, * Experience with SystemVerilog and UVM methodologies * Knowledge of high-speed interfaces (PCIe, DDR, Ethernet, SerDes) * Familiarity with embedded systems and hardware-software integration * Experience with version control systems (Git, SVN) * Background in signal processing, communications, or related applications * Experience with DO-254 or other safety-critical design standards ## Description Create FPGA solutions to support LEO's satellite communication system. This is a unique opportunity to define a new system with few legacy constraints. The FPGA design engineer will work with systems teams to define/develop/implement/test/release FPGA based solutions to enable LEO. This will focus on creating digital designs for networking functions using the latest generations of FPGA technologies and modern FPGA design processes and tools. In this role you will: Have ownership of one or more FPGA bitstreams. - Create and release FPGAs through the development phases of uArchitecture-RTL Design-Physical Implementation-Timing Closure-Simulation Validation- Lab Based Silicon Validation Collaborate with network communication system architects to define and design/implement/test/release/support networking functions targeted to FPGA technology Collaborate with Digital Communications/Networking system architects and design engineers to implement digital logic functions in FPGAs. Collaborate with system architects and design engineers to implement digital logic functions in FPGA prototypes to validate/tradeoff architecture & design alternatives Collaborate with systems architects, HW engineering design teams & FW/SW design teams to bring up and test systems combining FPGA, firmware, RF, and Networking functions. Drive trade-off analysis to benefit customer experience and optimization of target technology resources for cost/size/power/performance/features Export Control Requirement: Due to applicable export control laws and regulations, candidates must be a U.S. citizen or national, U.S. permanent resident (i.e., current Green Card holder), or lawfully admitted into the U.S. as a refugee or granted asylum. Key job responsibilities -Design, develop, and implement complex FPGA architectures using Verilog HDL -Lead FPGA design efforts for Versal ACAP and IGLOO2 platforms from concept through production -Develop and optimize RTL code for high-performance, resource-efficient designs -Perform timing analysis, synthesis, place and route, and design verification -Create comprehensive test benches and simulation environments -Collaborate with cross-functional teams including hardware engineers, software developers, and system architects -Debug and troubleshoot FPGA designs at both simulation and hardware levels -Develop technical documentation including design specifications, test plans, and user guides -Support hardware integration, manufacturing, and production deployment activities ## Related Videos - [How a Small Team Shrank a Microsoft Monorepo by 94%](https://www.wearedevelopers.com/videos/1236-how-a-small-team-shrank-a-microsoft-monorepo-by-94) - [Unleashing the Full Potential of the Arm Architecture – Write Once, Deploy Anywhere](https://www.wearedevelopers.com/videos/940-unleashing-the-full-potential-of-the-arm-architecture-write-once-deploy-anywhere) - [Git for Code Reviews](https://www.wearedevelopers.com/videos/429-git-for-code-reviews) - [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips) - [Remote Driving on Plant Grounds with State-of-the-Art Cloud Technologies](https://www.wearedevelopers.com/videos/251-remote-driving-on-plant-grounds-with-state-of-the-art-cloud-technologies) - [Stop Committing Your Secrets - GIt Hooks To The Rescue!](https://www.wearedevelopers.com/videos/573-stop-committing-your-secrets-git-hooks-to-the-rescue) ## Related Articles - [10 Highest Paying Programming Languages 2025](https://www.wearedevelopers.com/magazine/150-10-highest-paying-programming-languages-2025) - [Highest Paying Tech Companies for Developers](https://www.wearedevelopers.com/magazine/220-highest-paying-tech-companies-for-developers) - [How Much FAANG Companies Actually Pay Software Engineers in 2025](https://www.wearedevelopers.com/magazine/230-how-much-faang-companies-actually-pay-software-engineers-in-2025) - [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline) - [Fully Remote Software Engineer Jobs](https://www.wearedevelopers.com/magazine/447-fully-remote-software-engineer-jobs) - [Dev Digest 188: CfP time, the risks of NPM and IKEA algorithms](https://www.wearedevelopers.com/magazine/635-dev-digest-188-cfp-time-the-risks-of-npm-and-ikea-algorithms)