> Markdown version of [/jobs/ext/1390051-senior-principal-digital-soc-architect](https://www.wearedevelopers.com/jobs/ext/1390051-senior-principal-digital-soc-architect). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # Senior Principal Digital SoC Architect - **Company:** Allegro Microsystems, Inc. - **Location:** Richardson, TX, United States - **Experience:** Expert - **Contract:** Permanent contract - **Skills:** Adobe Flash, Artificial Intelligence, ARM Architecture, Communications Protocols, Computer Engineering, Data Centers, Logic Synthesis of Circuits, Ethernet, Hardware Security Module, MATLAB, Reduced Instruction Set Computing, SystemC, SystemVerilog, Systems Integration, Verilog, Hardware Acceleration, Front End Software Development, Physical Design - **Published:** July 22, 2026 - **Apply:** https://www.indeed.com/viewjob?jk=0169704b19fb69f7 ## About the Role * B.S. or M.S. in Electrical or Computer Engineering (Ph.D. preferred) with a deep technical focus. * 12+ years of experience in semiconductor digital design, with 5+ years acting as a lead SoC Architect. * Deep experience integrating embedded processors (ARM Cortex-M/R, RISC-V), network-on-chip (NoC) interconnects, and memory subsystems (SRAM, Flash, NVM). * Mastery of automotive and industrial protocols (CAN-FD, LIN, SPI, I2C, I3C, Ethernet, SENT). * Functional Safety (FuSa): In-depth knowledge of ISO 26262 architectures, including lockstep cores, ECC, BIST/LBIST, and safety diagnostics. * Expertise in multi-voltage domains, power gating, dynamic voltage frequency scaling (DVFS), and UPF-driven verification. * High proficiency in system modeling (SystemC, MATLAB/Simulink) and digital front-end design tools (Verilog, SystemVerilog). * A proven track record of mentorship (MTS level) and building consensus across highly matrixed, global teams. Excellent communication skills to simplify complex architectures for customers and business leaders alike. Desirable Experience * Direct experience with smart motor control, brushless DC (BLDC) algorithms, or advanced magnetic sensing systems. * Experience with hardware security modules (HSM) and cryptographic accelerators. * Experience with mixed-signal design flows (MSDV) and top-level chip integration. ## Description As a Senior Principal Digital SoC Architect, you will be the driving force behind the technical definition, microarchitecture, and execution strategy of Allegro's next-generation mixed-signal Systems-on-Chip (SoCs). Operating at the pinnacle of our technical career track, you will bridge the gap between high-level market requirements (electric vehicles, ADAS, autonomous systems, and AI data centers) and silicon implementation. This is a high-visibility, senior technical leadership role where you will define winning, highly integrated architectures, drive corporate IP reuse, steer technology platform roadmaps, and mentor engineering teams globally. What You Will Do * SoC Architecture & Definition: Lead the architectural definition and technical specifications (Target Specs) of complex, mixed-signal SoCs. Define CPU/DSP subsystems, bus fabrics, memory maps, power management schemes, and digital/analog interfaces. * IP Strategy & Reuse: Define and champion the digital IP roadmap (e.g., hardware accelerators, security blocks, communication protocols). Drive global IP reuse strategies to improve design quality and reduce time-to-market. * Modeling & Feasibility: Develop architectural and transaction-level models to validate performance, latency, and power budgets early in the design cycle. * Cross-Functional Technical Leadership: Serve as the primary technical bridge between Product Marketing, Analog Design, Digital Design, Physical Design, Verification (DV/MSDV), and Software/Systems teams to ensure flawless top-level integration. * Functional Safety & Quality: Architect safety-critical features to ensure compliance with automotive functional safety standards (ISO 26262 up to ASIL D) and security protocols (Evita/HSM). * Technology & Process Roadmapping: Partner with Technology Development to select optimal silicon process nodes (e.g., SG8) and packaging technologies to meet cost, thermal, and performance goals. ## Related Videos - [Building a hypercar from scratch](https://www.wearedevelopers.com/videos/607-building-a-hypercar-from-scratch) - [Leveraging Large Language Models for Legacy Code Translation: Challenges and Solutions](https://www.wearedevelopers.com/videos/1157-leveraging-large-language-models-for-legacy-code-translation-challenges-and-solutions) - [Software stack under and over the hood of the fastest accelerating car in the world](https://www.wearedevelopers.com/videos/221-software-stack-under-and-over-the-hood-of-the-fastest-accelerating-car-in-the-world) - [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips) - [Strange New Worlds: shaping the future of the digital age](https://www.wearedevelopers.com/videos/677-strange-new-worlds-shaping-the-future-of-the-digital-age) ## Related Articles - [How software is steering vehicle technology](https://www.wearedevelopers.com/magazine/515-how-software-is-steering-vehicle-technology) - [How We Built a Worry-Free System That Runs for 10+ Years – And What We’d Do Again](https://www.wearedevelopers.com/magazine/751-how-we-built-a-worry-free-system-that-runs-for-10-years-and-what-we-d-do-again) - [Résumé-Driven Development: How IT trends affect the job market for software developers](https://www.wearedevelopers.com/magazine/59-resume-driven-development-how-it-trends-affect-the-job-market-for-software-developers) - [The Best X (Twitter) Accounts for Developers](https://www.wearedevelopers.com/magazine/294-the-best-x-twitter-accounts-for-developers) - [Is Software Engineering Over-Saturated?](https://www.wearedevelopers.com/magazine/418-is-software-engineering-over-saturated) - [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers)