> Markdown version of [/jobs/ext/1502904-pll-design-integration-staff-engineer-adaptive-computing-group](https://www.wearedevelopers.com/jobs/ext/1502904-pll-design-integration-staff-engineer-adaptive-computing-group). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# PLL Design/ Integration Staff Engineer - Adaptive Computing Group

- **Company:** Advanced Micro Devices, Inc.
- **Location:** San Jose, CA, United States
- **Salary:** $166,400.0
- **Contract:** Permanent contract
- **Skills:** Artificial Intelligence, Logic Synthesis of Circuits, Field-Programmable Gate Array (FPGA), SystemVerilog, Vivado
- **Published:** July 30, 2026
- **Apply:** https://diversityjobs.com/main/sendform/8/8/28176/1/17749567?backUrl=%2Fcareer%2F17749567%2FPll-Design-Integration-Staff-Engineer-Adaptive-Computing-Group-California-San-Jose

## About the Role

You bring a solid foundation in IC design and manufacturing, including experience with analog/digital IP integration (e.g., PLLs, LDOs, Phase Interpolators), chip design, silicon processes, and packaging technologies. A strong understanding of device physics, reliability, and silicon chip manufacturing is essential.

You have a passion for modern adaptive computing architectures and post-silicon validation and characterization. You thrive in collaborative environments, communicate effectively across teams, and bring strong analytical and problem-solving skills to every challenge. You are eager to learn, ready to take initiative, and excited by emerging technologies and innovation., * Experience designing fractional-N PLLs, All-Digital PLLs (ADPLL) and/or sub-sampling PLLs is a plus

 * Familiarity with fundamental analog building blocks such as LDOs, bias generators, and operational amplifiers
 * Background in digital design, digital verification, and SystemVerilog modeling
 * Knowledge of clock synthesis and recovery techniques, including PLLs, DLLs, and CDRs, * Preferably holds an advanced degree (MS) in electrical & electronics engineering; alternatively, a bachelor's degree with several years of relevant industry experience is acceptable.

## Description

We are seeking a highly motivated and experienced Staff Design Engineer to join our AECG Fabric team. In this role, you will lead and contribute to the design, integration, and characterization of Phase-Locked Loops (PLLs) for FPGA products across cutting-edge process nodes.

As an integral part of AMD's Programmable Logic Group, our global Clock/PLL team is responsible for implementing programmable clocking solutions and methodologies across AMD's expanding portfolio of Adaptive Embedded Computing products. Each new Adaptive SoC introduces a fresh set of programmable clock challenges, driven by evolving system and functional architectures, as well as the adoption of new semiconductor and packaging technologies. Our team collaborates closely with functional architecture, programmable fabric, integration, and software teams to design and deliver innovative clocking solutions - spanning new architectures, clock IPs, tools, and flows.

This position offers the opportunity to join a team of industry experts, where you will invent and implement original solutions to complex clocking challenges in some of the largest and most sophisticated SoCs in the industry., * Architect and integrate analog/mixed-signal PLL building blocks (VCOs, charge pumps, dividers, PFDs, Loop Filters), LDO, Phase Interpolator, High Speed Divider in to FPGA products across cutting-edge process nodes.

 * Lead the integration of different PLL topologies (e.g., integer-N, fractional-N, all-digital/ADPLL) to meet specifications for power, area, jitter, and frequency range at product level.
 * Address challenges in advanced node technologies, such as self-heating, electromigration, voltage-controlled oscillator (VCO) linearization and device-level noise optimization for Product level Jitter optimization
 * Supervise and verify layouts produced by PD engineers to ensure floor planning, matching, and parasitic minimization using advanced node technologies
 * Be responsible for PLL bring up in the lab, conducting performance characterization using state-of-the-art lab equipment
 * Conduct comprehensive system-level simulations and validation for PLL IP integration in FPGA environment using Vivado or similartools/flows., AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's "Responsible AI Policy" is available here.


## Related Videos

- [Edit Your Future: Queerverse Radical AI](https://www.wearedevelopers.com/videos/909-edit-your-future-queerverse-radical-ai)
- [The Billion Dollar Machine: First Time Right.](https://www.wearedevelopers.com/videos/393-the-billion-dollar-machine-first-time-right)
- [AI is dead, long live AK](https://www.wearedevelopers.com/videos/1093-ai-is-dead-long-live-ak)
- [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips)
- [Strange New Worlds: shaping the future of the digital age](https://www.wearedevelopers.com/videos/677-strange-new-worlds-shaping-the-future-of-the-digital-age)
- [Angstfreude - AI and Corporate Culture - The Thrill and the Threat](https://www.wearedevelopers.com/videos/100354-angstfreude-ai-and-corporate-culture-the-thrill-and-the-threat)

## Related Articles

- [How to Become an AI Engineer](https://www.wearedevelopers.com/magazine/331-how-to-become-an-ai-engineer)
- [Dev Digest 201: Don't Stop Thinking, AI Slop vs. OSS Security, Rank Things](https://www.wearedevelopers.com/magazine/674-dev-digest-201-don-t-stop-thinking-ai-slop-vs-oss-security-rank-things)
- [Dev Digest 162: AI careers, MCP, AWS best practices & floppy sweaters](https://www.wearedevelopers.com/magazine/571-dev-digest-162-ai-careers-mcp-aws-best-practices-floppy-sweaters)
- [Stephan Gillich - Bringing AI Everywhere](https://www.wearedevelopers.com/magazine/489-stephan-gillich-bringing-ai-everywhere)
- [Dev Digest 171: AI in disguise, Doomed tech and system prompts](https://www.wearedevelopers.com/magazine/594-dev-digest-171-ai-in-disguise-doomed-tech-and-system-prompts)
- [Dev Digest 187: Build Agents, pick MCPs and prove you're not a robot!](https://www.wearedevelopers.com/magazine/633-dev-digest-187-build-agents-pick-mcps-and-prove-you-re-not-a-robot)