> Markdown version of [/jobs/ext/1507904-asic-design-engineer-ip-integration-implementation](https://www.wearedevelopers.com/jobs/ext/1507904-asic-design-engineer-ip-integration-implementation). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# ASIC Design Engineer - IP Integration & Implementation

- **Company:** Apple Inc.
- **Location:** Sunnyvale, CA, United States
- **Experience:** Expert
- **Contract:** Permanent contract
- **Skills:** Software Debugging, Digital Electronics, Logic Synthesis of Circuits, Perl (Programming Language), Formal Verification, Field-Programmable Gate Array (FPGA), Python (Programming Language), Static Timing Analysis, System on a Chip, Tcl (Programming Language), Scripting, Application Specific Integrated Circuits, Front End Software Development, Physical Design
- **Published:** July 30, 2026
- **Apply:** https://www.techcareers.com/job.asp?id=3336268366&tx=JT10193UTI&pt=1&aff=0B19D771-A501-4A5E-8338-2A822B784D54&utm_source=Job%20Feed&utm_medium=textkernel&utm_campaign=DE&utm_term=0B19D771-A501-4A5E-8338-2A822B784D54

## About the Role

* Bachelor's degree and 10+ years of relevant industry experience, * Deep experience in IP/SoC design, integration at the chip or subsystem level, and implementation.
 * Industry exposure to and knowledge of ASIC/FPGA design methodology, especially logic synthesis, static timing analysis, logic equivalence checking, and working with physical design teams for floorplanning and timing closure.
 * Experience with system design methodologies that contain multiple clock and reset domains.
 * Familiarity with common on-chip bus protocols such as AMBA (AXI, AHB, APB).
 * Experience in low-power design issues, tools, and methodologies including UPF power intent specification highly desired.
 * Industry exposure to and knowledge of ASIC design methodology including familiarity with relevant scripting languages (Python, Perl, TCL).
 * Experience in datapath and pixel-centric designs a plus.
 * Strong collaboration skills, with excellent written and verbal communication.

## Description

As an ASIC Design Engineer in the Pixel IP design team, you be responsible for complex subsystem integration and implementation. You will work closely with architecture, design, and verification teams to build high performance and low power pixel processing engines. You will have responsibilities spanning all aspects of multimedia IP design.

In this front-end design role, your tasks will include: * Writing detailed micro-architectural and integration specifications. * Perform digital hardware design by writing high-quality RTL, with embedded assertions and cover points. * Working with physical design teams to optimize timing, area, and power for our designs in silicon. * Ensuring that our designs follow industry best practices for handling power, clock, and reset domains. * Working closely with design verification and formal verification teams to debug and verify functionality and performance. * Working independently and manage deliverables to align with the project goals and support cross-functional engineering efforts.


## Related Videos

- [Code to Road in < 12 hours](https://www.wearedevelopers.com/videos/1082-code-to-road-in-12-hours)
- [Building a fully automated escape room](https://www.wearedevelopers.com/videos/735-building-a-fully-automated-escape-room)
- [JavaScript? No. Java Scripts! - Scripting with Java](https://www.wearedevelopers.com/videos/2094-javascript-no-java-scripts-scripting-with-java)
- [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips)
- [The Billion Dollar Machine: First Time Right.](https://www.wearedevelopers.com/videos/393-the-billion-dollar-machine-first-time-right)
- [Building the Nervous System of AI - Michael Kagan (NVIDIA)](https://www.wearedevelopers.com/videos/2133-building-the-nervous-system-of-ai-michael-kagan-nvidia)

## Related Articles

- [Dev Digest 201: Don't Stop Thinking, AI Slop vs. OSS Security, Rank Things](https://www.wearedevelopers.com/magazine/674-dev-digest-201-don-t-stop-thinking-ai-slop-vs-oss-security-rank-things)
- [Software Engineer Career: Things You Should Know](https://www.wearedevelopers.com/magazine/143-software-engineer-career-things-you-should-know)
- [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers)
- [7 Important Tips That Every Software Developer Should Know](https://www.wearedevelopers.com/magazine/101-7-important-tips-that-every-software-developer-should-know)
- [How Much FAANG Companies Actually Pay Software Engineers in 2025](https://www.wearedevelopers.com/magazine/230-how-much-faang-companies-actually-pay-software-engineers-in-2025)
- [Top-Paying Tech Jobs (with Salaries)](https://www.wearedevelopers.com/magazine/372-top-paying-tech-jobs-with-salaries)