> Markdown version of [/jobs/ext/1772727-sr-staff-asic-digital-design-engineer](https://www.wearedevelopers.com/jobs/ext/1772727-sr-staff-asic-digital-design-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Sr. / Staff ASIC Digital Design Engineer

- **Company:** SK hynix
- **Location:** San Jose, CA, United States
- **Experience:** Expert
- **Contract:** Permanent contract
- **Skills:** Artificial Intelligence, Computer Engineering, Logic Synthesis of Circuits, Perl (Programming Language), Python (Programming Language), Shell Script, Static Timing Analysis, Tcl (Programming Language), Application Specific Integrated Circuits, Yield Optimization, Front End Software Development
- **Published:** July 17, 2026
- **Apply:** https://www.sanjosejobsite.com/job.asp?id=3323277000&tx=UT4844TYZ&pt=1&aff=0B19D771-A501-4A5E-8338-2A822B784D54&utm_source=Job%20Feed&utm_medium=textkernel&utm_campaign=DE&utm_term=0B19D771-A501-4A5E-8338-2A822B784D54

## About the Role

* Demonstrate expertise in
multiple Tapeouts, Extensive experience in frontend tools such as PT, DC, VCLP, Formality, LEC, PrimeClosure, PrimePower, VCS, VC-spyglass-dft, Tetramax, Tessent, etc.

 * Low-Power Design flow with UPF.
 * Familiarity with UNIX/Linux environments, tcl/perl/python/shell scripting, AI-assisted flow experience is a plus.
 * Strong attention to detail and ability to follow structured workflows.
 * Bachelors in Engineering and 8+ years of related experience, or Masters degree in Engineering and 6+ years of related experience., * Direct experience taping out designs in advanced semiconductor technology nodes (e.g., 7nm, 5nm, or below).
 * Familiarity with voltage drop analysis.
 * Experience with ATE bring-up, failure analysis and yield improvement.
 * Experience with CDC/RDC/Lint checks.
 * Experience with floorplan / timing-driven placement / clock-tree synthesis / Xtalk analysis., SK hynix memory solutions America Inc. offers you the opportunity to apply your skills to exciting projects while working with innovative teams. Our compensation package is complimented by a generous benefits package including medical, dental, vision, life insurance and a company 401(k) match, as well as cafeteria, onsite gym and much more. If you are motivated by technical challenges, we offer a collaborative work environment that encourages career growth.

## Description

We are looking for a highly motivated ASIC Digital Design engineer with expertise in DFT, Synthesis, Power, and Timing analysis to support our hardware engineering team.

As a member of ASIC implementation team, you are expected to drive automated flows to streamline sign-off for multiple teams, and ensure high quality deliveries to achieve tapeout milestones., * Extensive experience with Synopsys tool suites, and Siemens Tessent tool suite.

 * Responsible for top-level DFT planning and integration.
 * Managing the ATPG (Automatic Test Pattern Generation) and ATE (Automated Test Equipment) interface, including ATE bring-up and failure analysis.
 * Driving test time reduction strategies.
 * Leading Synthesis , Formality, Timing checks, provide guidance, interface with RTL design team for quality RTL delivery.
 * Full chip and Block constraints development & STA; Working independently with the PNR & RTL design team on Physical implementation & Power-intent requirements.
 * Power & IR analysis; implementing DFT across multi-power domain designs.
 * Troubleshooting Synthesis / Timing / DFT / Power related issues, continuously driving flow improvements.
 * Help maintain scripts, documentation, IP DK, and SoC signoff checklists.


## Related Videos

- [The Billion Dollar Machine: First Time Right.](https://www.wearedevelopers.com/videos/393-the-billion-dollar-machine-first-time-right)
- [MCP doesn’t suck — your agent does](https://www.wearedevelopers.com/videos/100202-mcp-doesn-t-suck-your-agent-does)
- [Quantum Tech: Preparing for the Next Leap](https://www.wearedevelopers.com/videos/1693-quantum-tech-preparing-for-the-next-leap)
- [Swapping a Data Warehouse at Runtime: Zero-Downtime Migration Without Changing a Single Client](https://www.wearedevelopers.com/videos/100311-swapping-a-data-warehouse-at-runtime-zero-downtime-migration-without-changing-a-single-client)
- [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips)
- [Reusing apps between teams and environments through Containers](https://www.wearedevelopers.com/videos/107-reusing-apps-between-teams-and-environments-through-containers)

## Related Articles

- [Top 6 Hackathons for Developers in 2023](https://www.wearedevelopers.com/magazine/263-top-6-hackathons-for-developers-in-2023)
- [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline)
- [Why Upskilling And Reskilling is Important For Developers](https://www.wearedevelopers.com/magazine/428-why-upskilling-and-reskilling-is-important-for-developers)
- [Should senior developers refuse interview coding challenges?](https://www.wearedevelopers.com/magazine/29-should-senior-developers-refuse-interview-coding-challenges)
- [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers)
- [What’s the Difference between a Junior, Mid, and Senior Developer?](https://www.wearedevelopers.com/magazine/238-what-s-the-difference-between-a-junior-mid-and-senior-developer)