> Markdown version of [/jobs/ext/1889699-emulation-build-engineer](https://www.wearedevelopers.com/jobs/ext/1889699-emulation-build-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Emulation Build Engineer

- **Company:** Diverse Lynx LLC
- **Location:** Sunnyvale, CA, United States
- **Experience:** Experienced
- **Contract:** Permanent contract
- **Skills:** 3d Models, Test Suite, Bash Shell, Black-Box Testing, Configuration Management, Computer Engineering, Continuous Delivery, Continuous Integration, Software Debugging, Multiplexing, Logic Synthesis of Circuits, Perl (Programming Language), Emulators, Firmware, Field-Programmable Gate Array (FPGA), Make (Software), Hardware Design, Internet Protocol, Job Scheduling, Python (Programming Language), Lynx, Perforce, Cadence Virtuoso, Smoke Testing, Software Engineering, Verification and Validation (Software), System on a Chip, System Testing, SystemVerilog, Tcl (Programming Language), Verilog, Scripting, Model Validation, Generative AI, Git, Build Management, Slurm, Physical Design, Multiplatform, Software Version Control
- **Published:** July 31, 2026
- **Apply:** https://www.careerbuilder.com/job-details/emulation-build-engineer-sunnyvale-ca--f4c8dfc3-f780-45e6-b60d-850e2bb95d2a

## About the Role

* Education: B.S./M.S. in Electrical Engineering, Computer Engineering, or related field
 * Experience: 3-8+ years in emulation model build, FPGA prototyping, or related hardware compilation roles
 * Hands-on experience with one or more emulation/prototyping platforms:

Platform Key Skills Cadence Palladium xeCompiler, xeDesignOptimizer, multi-domain clocking, ICE/SCE modes, speed optimization Cadence Protium FPGA-based prototyping, partitioning, multi-FPGA mapping, pin multiplexing, timing closure Synopsys ZeBu zFAST/zTOP compile, design partitioning, ZCUI, transactor integration, ZeBu Server

 * Strong understanding of RTL design constructs and synthesizability rules (Verilog/SystemVerilog)
 * Experience with logic synthesis concepts (technology mapping, optimization, timing constraints)
 * Proficiency in scripting and automation: Python, Perl, Tcl, Bash, Makefiles
 * Knowledge of memory modeling (SRAM, ROM, FIFO wrappers) and abstraction for emulation
 * Familiarity with clock modeling strategies (clock generators, clock muxes, PLLs) in emulation
 * Understanding of design hierarchy, IP integration, and SoC-level build complexity
 * Experience with version control (Git, Perforce) and build management systems

Diverse Lynx LLC is an Equal Employment Opportunity employer. All qualified applicants will receive due consideration for employment without any discrimination. All applicants will be evaluated solely on the basis of their ability, competence and their proven capability to perform the functions outlined in the corresponding role. We promote and support a diverse workforce across all levels in the company.

Skills:
Analysis Skills, Bash Scripting, Best Practices, Black Box Testing, Build Management, Cadence, Capacity Allocations, Change Control, Clock Design, Computer Engineering, Computer Firmware, Continuous Deployment/Delivery, Continuous Integration, Debugging Skills, Electrical Engineering, FIFO, FPGA, Farm Management, Git, Hardware Design, IP (Internet Protocol), Input/Output, License Management, Logic Design, Make Compilation Utility, Marketing/Sales Collateral, Memory Hardware, Metrics, Model Validation, Multiplatform/Cross-Platform, Multiplexing, PLL (Phase-Locked Loop), Perforce Source Control Management (SCM) Software, Perl Programming Language, Place and Route, Project Planning, Prototyping, Python Programming/Scripting Language, Quality Metrics, RTL Design, Release Notes, Reporting Dashboards, Resource Management, Resource Utilization, Scripting (Scripting Languages), Silicon Bringup, Simulation, Smoke Testing, Software Development, Software Validation, Source Code/Configuration
Management (SCM), Synopsys Tools, System Validation, System-on-a-Chip (SoC), SystemVerilog, Systems Administration/Management, Tcl-Tk, Test Suite, Time Management, Timing Verification, Validation Testing, Verilog Hardware Description Language

## Description

We are seeking an Emulation Build Engineer to own the end-to-end process of building, compiling, and validating RTL design models targeting hardware emulation and prototyping platforms - specifically Cadence Palladium, Cadence Protium, and/or Synopsys ZeBu. You will be the critical bridge between RTL design teams and validation/software teams, ensuring that high-quality, synthesizable emulation models are delivered on schedule to enable early firmware development, hardware-software co-verification, and system-level validation., Emulation Model Build & Compilation

 * Build, compile, and optimize RTL-to-gate/behavioral models targeting Palladium, Protium, and/or ZeBu emulation platforms
 * Own the emulation build flow from RTL ingestion through synthesis, partitioning, mapping, place-and-route, and bitstream/image generation
 * Resolve synthesis and compilation errors including unresolved modules, black-box instantiation, clock/reset inference, memory mapping, and multi-driver conflicts
 * Implement and maintain RTL waivers, workarounds, and design abstraction (memory wrappers, analog stubs, IP replacements) to achieve clean compilations
 * Optimize build configurations for compile time, resource utilization, emulation speed (MHz), and capacity across target platforms
 * Manage incremental and hierarchical build strategies to reduce turnaround time for design iterations
 * Support multi-domain and multi-clock designs with proper clock modeling and domain crossing handling

Model Validation & Quality

 * Validate emulation models through sanity tests, boot tests, and golden-reference comparisons against RTL simulation
 * Ensure functional equivalence between RTL simulation and emulation by running correlation test suites
 * Debug and resolve model mismatches (simulation vs. emulation) due to synthesis artifacts, X-state handling, timing differences, or initialization issues
 * Validate memory models, I/O interfaces, and transactor/synthesizable BFM integration
 * Perform coverage analysis on emulation models and track model quality metrics
 * Maintain a regression suite for build-level validation (smoke tests, connectivity checks)

Infrastructure & Automation

 * Develop and maintain automated build pipelines (CI/CD) for nightly/weekly emulation model builds
 * Create scripts and tools for build monitoring, error triage, capacity tracking, and build status reporting
 * Maintain version-controlled build configurations, design collateral, and release notes
 * Manage compute farm resources (LSF/SGE/Slurm) and optimize job scheduling for emulation builds
 * Track and manage platform licenses and capacity allocation across projects
 * Develop dashboards and metrics for build health, turnaround time, and platform utilization

Collaboration & Support

 * Partner with RTL design teams on design readiness, coding guidelines, and synthesizability best practices for emulation
 * Work with verification/validation teams to integrate transactors, probes, and debug infrastructure into emulation models
 * Collaborate with firmware/software teams to deliver validated models for early SW development and hardware-software co-validation
 * Coordinate with EDA vendor support (Cadence, Synopsys) for tool issues, feature requests, and platform upgrades
 * Support silicon bring-up teams with emulation-correlated debug and pre-silicon regression data
 * Participate in project planning to communicate build schedules, risks, and dependencies


## Related Videos

- [Running Secure Life Science Research at Scale using Hybrid GPU HPC and Kubernetes 🧬](https://www.wearedevelopers.com/videos/100355-running-secure-life-science-research-at-scale-using-hybrid-gpu-hpc-and-kubernetes)
- [Lynx: Native for More](https://www.wearedevelopers.com/videos/1445-lynx-native-for-more)
- [How a Small Team Shrank a Microsoft Monorepo by 94%](https://www.wearedevelopers.com/videos/1236-how-a-small-team-shrank-a-microsoft-monorepo-by-94)
- [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips)
- [Strange New Worlds: shaping the future of the digital age](https://www.wearedevelopers.com/videos/677-strange-new-worlds-shaping-the-future-of-the-digital-age)
- [Git for Code Reviews](https://www.wearedevelopers.com/videos/429-git-for-code-reviews)

## Related Articles

- [Résumé-Driven Development: How IT trends affect the job market for software developers](https://www.wearedevelopers.com/magazine/59-resume-driven-development-how-it-trends-affect-the-job-market-for-software-developers)
- [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers)
- [Is Software Engineering Over-Saturated?](https://www.wearedevelopers.com/magazine/418-is-software-engineering-over-saturated)
- [Data Science & more: The Lopez dilemma](https://www.wearedevelopers.com/magazine/10-data-science-more-the-lopez-dilemma)
- [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline)
- [Dev Digest 138 - Are you secure about this?](https://www.wearedevelopers.com/magazine/486-dev-digest-138-are-you-secure-about-this)