> Markdown version of [/jobs/ext/1968766-sr-fpga-engineer-marlborough-ma](https://www.wearedevelopers.com/jobs/ext/1968766-sr-fpga-engineer-marlborough-ma). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # Sr. FPGA Engineer - Marlborough, MA - **Company:** IPG Photonics Corporation - **Location:** Marlborough, MA, United States - **Experience:** Expert - **Contract:** Permanent contract - **Skills:** Board Bringup, C (Programming Language), Artificial Intelligence, Computer Vision, C Sharp (Programming Language), C++ (Programming Language), Software Debugging, Linux, Field-Programmable Gate Array (FPGA), Python (Programming Language), MATLAB, Release Management, Software Tools, Signal Processing, Software Engineering, SystemVerilog, Systems Integration, Verilog, Vivado, Fpga Hardware, Hardware Testing, Git - **Published:** August 7, 2026 - **Apply:** https://jobs.localjobnetwork.com/apply/add/87478423/1 ## About the Role * Bachelor's degree in Engineering required; Master's degree preferred. Electrical Engineering preferred. * 5+ years of FPGA RTL development experience using Verilog and SystemVerilog. * 3+ years of software development experience in C, C++, C#, Python, or similar. * Strong hands-on experience with QuestaSim, Vivado, and Quartus development environments. * Proven ability to design and develop complex FPGA-based systems from concept through production, including RTL design, verification, timing closure, bitstream generation, hardware bring-up, and production support. * Experience implementing DSP and MATLAB algorithms in FPGA hardware is highly desirable. * Experience integrating FPGA designs with ARM-based SoCs running Linux. * Solid understanding of clock domain crossing (CDC), synchronization techniques. * Proficiency with Git and modern CI/CD development workflows. * Experience leveraging AI-assisted engineering tools to improve development productivity. * Strong analytical and problem-solving skills with the ability to work independently on complex technical challenges. ## Description The Senior Digital and FPGA Engineer is responsible for designing and developing new FPGAs for IPG lasers, scanners, and LDD inspection systems. This role includes hands on lab debugging, integration, and testing. The engineer will also collaborate closely with the Hardware and Software Engineering teams to develop innovative system solutions from concept through to production release., * Independently lead complex FPGA development projects from concept through production using Intel/Altera and AMD/Xilinx FPGA, SoC, MPSoC, and RFSoC platforms. * Design and implement FPGA-based motion control solutions for XYZ stages, rotary stages, galvanometers, and other precision positioning systems. * Develop advanced FPGA algorithms for electro-optical systems, including optical scan control (OSC), high-speed signal processing, machine vision, and real-time control applications. * Perform hands-on system integration, bring-up, and troubleshooting of complex electro-optical systems, leveraging broad experience across optics, mechanics, electronics, FPGA development, and software engineering. * Design, implement, debug, and support complex electro-optical and electromechanical systems operating under real-time FPGA control. * Develop FPGA architecture, RTL, verification environments, simulation infrastructure, and hardware validation test platforms. * Build and maintain automated CI/CD pipelines for FPGA verification, testing, quality metrics, and release management. * Leverage AI-assisted engineering tools to accelerate FPGA development, verification, software development, documentation, root-cause analysis, and system-level debugging. * Apply broad cross-disciplinary expertise in FPGA design, embedded systems, software engineering, manufacturing, and production support to solve complex engineering challenges and accelerate product development. ## Related Videos - [Photonic Computing: Programming a New Class of AI Accelerators (incl. Live Coding)](https://www.wearedevelopers.com/videos/100196-photonic-computing-programming-a-new-class-of-ai-accelerators-incl-live-coding) - [How a Small Team Shrank a Microsoft Monorepo by 94%](https://www.wearedevelopers.com/videos/1236-how-a-small-team-shrank-a-microsoft-monorepo-by-94) - [Docker network without Docker](https://www.wearedevelopers.com/videos/1418-docker-network-without-docker) - [Git for Code Reviews](https://www.wearedevelopers.com/videos/429-git-for-code-reviews) - [Docker exec without Docker](https://www.wearedevelopers.com/videos/1094-docker-exec-without-docker) - [Quantum DevOps - Quantum Application Development](https://www.wearedevelopers.com/videos/1441-quantum-devops-quantum-application-development) ## Related Articles - [How We Built a Worry-Free System That Runs for 10+ Years – And What We’d Do Again](https://www.wearedevelopers.com/magazine/751-how-we-built-a-worry-free-system-that-runs-for-10-years-and-what-we-d-do-again) - [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline) - [Dev Digest 162: AI careers, MCP, AWS best practices & floppy sweaters](https://www.wearedevelopers.com/magazine/571-dev-digest-162-ai-careers-mcp-aws-best-practices-floppy-sweaters) - [Dev Digest 134 - Where pixels sing?](https://www.wearedevelopers.com/magazine/477-dev-digest-134-where-pixels-sing) - [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers) - [Everything a Developer Needs to Know About MCP with Neo4j](https://www.wearedevelopers.com/magazine/604-everything-a-developer-needs-to-know-about-mcp-with-neo4j)