> Markdown version of [/jobs/ext/2021267-pll-design-engineer](https://www.wearedevelopers.com/jobs/ext/2021267-pll-design-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# PLL Design Engineer

- **Company:** Advanced Micro Devices, Inc.
- **Location:** Rochester, NY, United States
- **Contract:** Permanent contract
- **Skills:** Artificial Intelligence, Perl (Programming Language), Python (Programming Language), MATLAB, Cloud Services, Cadence Virtuoso, SystemVerilog, Linux Virtual Server, High Performance Computing, Software Verification, Physical Design
- **Published:** August 11, 2026
- **Apply:** https://us.experteer.com/career/view-jobs/pll-design-engineer-rochester-ny-usa-58901331

## About the Role

Experteer Overview As an experienced Circuit Design Engineer you'll define, specify and implement advanced PLL IPs powering AMD products. You will work within a fast-growing PLL design team, contributing to mixed-signal circuits in FinFET technology and guiding design from architecture to tape-out. You'll collaborate across mask design and post-silicon characterization to ensure high-quality silicon. This role offers impact in next-gen HPC, AI, and cloud solutions, with opportunities to mentor peers and shape future PLL technology. Compensation / Benefits * Design complex building blocks of a PLL including architecture development and transistor-level circuit design * Run pre-tapeout verification flows to confirm performance, power, reliability and timing * Collaborate with mask design engineers to deliver physical design and define production/test plans with post-silicon teams * Lead/mentor junior engineers Tasks * Solid knowledge of mixed-signal circuit design in FinFET tech, aaaaa
plans PLLs and subblocks (VCO, charge-pump, dividers, LDO, bandgap, TDC, interpolator, high-speed buffers) * Strong tool proficiency for analog design and physical design activities * Experience with simulation and verification tools (Spectre, HSPICE, MATLAB, SystemVerilog, Python, Perl) * Familiarity with Cadence ADE-L and ADE-XL; Monte Carlo, noise, aging, EM and IR drop analyses; Calibre/ICV for DRC/LVS * Proven ability to work in a team with good interpersonal skills; strong analytical/problem-solving and attention to detail * Self-starter capable of driving tasks to completion Key requirements *

## Description

Experteer Overview As an experienced Circuit Design Engineer you'll define, specify and implement advanced PLL IPs powering AMD products. You will work within a fast-growing PLL design team, contributing to mixed-signal circuits in FinFET technology and guiding design from architecture to tape-out. You'll collaborate across mask design and post-silicon characterization to ensure high-quality silicon. This role offers impact in next-gen HPC, AI, and cloud solutions, with opportunities to mentor peers and shape future PLL technology. Compensation / Benefits * Design complex building blocks of a PLL including architecture development and transistor-level circuit design * Run pre-tapeout verification flows to confirm performance, power, reliability and timing * Collaborate with mask design engineers to deliver physical design and define production/test plans with post-silicon teams * Lead/mentor junior engineers Tasks * Solid knowledge of mixed-signal circuit design in FinFET tech, especially PLLs and subblocks (VCO, charge-pump, dividers, LDO, bandgap, TDC, interpolator, high-speed buffers) * Strong tool proficiency for analog design and physical design activities * Experience with simulation and verification tools (Spectre, HSPICE, MATLAB, SystemVerilog, Python, Perl) * Familiarity with Cadence ADE-L and ADE-XL; Monte Carlo, noise, aging, EM and IR drop analyses; Calibre/ICV for DRC/LVS * Proven ability to work in a team with good interpersonal skills; strong analytical/problem-solving and attention to detail * Self-starter capable of driving tasks to completion Key requirements *


## Related Videos

- [Strange New Worlds: shaping the future of the digital age](https://www.wearedevelopers.com/videos/677-strange-new-worlds-shaping-the-future-of-the-digital-age)
- [Leveraging Large Language Models for Legacy Code Translation: Challenges and Solutions](https://www.wearedevelopers.com/videos/1157-leveraging-large-language-models-for-legacy-code-translation-challenges-and-solutions)
- [Leverage Cloud Computing Benefits with Serverless Multi-Cloud ML ](https://www.wearedevelopers.com/videos/78-leverage-cloud-computing-benefits-with-serverless-multi-cloud-ml)
- [Building a hypercar from scratch](https://www.wearedevelopers.com/videos/607-building-a-hypercar-from-scratch)
- [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips)
- [ZEISS & Microsoft - Building the Next Generation Medical Ecosystem in the Cloud](https://www.wearedevelopers.com/videos/424-zeiss-microsoft-building-the-next-generation-medical-ecosystem-in-the-cloud)

## Related Articles

- [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline)
- [Dev Digest 162: AI careers, MCP, AWS best practices & floppy sweaters](https://www.wearedevelopers.com/magazine/571-dev-digest-162-ai-careers-mcp-aws-best-practices-floppy-sweaters)
- [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers)
- [Dev Digest 129 - Now that's what I call private data!](https://www.wearedevelopers.com/magazine/468-dev-digest-129-now-that-s-what-i-call-private-data)
- [ Dev Digest 213: Petrol Prices, Agentic Workflows, AI Skills and CODE100!](https://www.wearedevelopers.com/magazine/718-dev-digest-213-petrol-prices-agentic-workflows-ai-skills-and-code100)
- [Dev Digest 132 - Binging WADFlix?](https://www.wearedevelopers.com/magazine/473-dev-digest-132-binging-wadflix)