> Markdown version of [/jobs/ext/2039351-fpga-prototyping-engineer](https://www.wearedevelopers.com/jobs/ext/2039351-fpga-prototyping-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # FPGA Prototyping Engineer - **Company:** K2 Space - **Location:** United States (Remote available) - **Experience:** Expert - **Salary:** $120,000.0 - $225,000.0 - **Contract:** Permanent contract - **Skills:** Board Bringup, Automation of Tests, Computer Engineering, Software Debugging, Digital Technology, Ethernet, Firmware, Field-Programmable Gate Array (FPGA), Joint Test Action (IEEE Standards), Python (Programming Language), Real-Time Operating Systems, Regression Testing, Reduced Instruction Set Computing, System Testing, SystemVerilog, Universal Asynchronous Receiver/Transmitter, Verilog, Scripting, Application Specific Integrated Circuits, Lightspeed, Fpga Hardware, Bare Metal, Hardware Debugging - **Published:** August 12, 2026 - **Apply:** https://www.builtincolorado.com/auth/login?destination=/job/senior-fpga-prototyping-engineer/10630278 ## About the Role With multiple launches planned through 2026 and 2027, we're Building Bigger to develop the solar system and become a Kardashev Type II (K2) civilization. If you are a motivated individual who thrives in a fast-paced environment and you're excited about contributing to the success of a groundbreaking Series C space startup, we'd love for you to apply., * BS or MS in Electrical Engineering, Computer Engineering, or related field. * 5+ years of FPGA development experience using Verilog/SystemVerilog and AMD/Xilinx FPGA tools. * Strong understanding of ASIC development and digital system architecture. * Experience with FPGA prototyping for ASIC development. * Experience with firmware/software enablement and hardware bring-up. * Strong hardware debugging skills using JTAG, oscilloscopes, logic analyzers, and protocol analyzers. * Proficiency with Python and scripting for automation and test infrastructure. Nice to Have * Experience with networking, communications, or satellite systems. * Experience with embedded processors (ARM or RISC-V). * Experience working with hard real-time embedded systems (bare-metal or RTOS). * Experience validating high-speed digital interfaces, including Ethernet and SerDes protocols, SPI, and UART. * Experience with silicon bring-up using JTAG, logic analyzers, and oscilloscopes. ## Description We are seeking a Senior FPGA & Silicon Bring-up Engineer to accelerate the development of next-generation communications ASICs. You will own FPGA prototyping, firmware enablement, first-silicon bring-up, and hardware validation, serving as the bridge between ASIC design, firmware, software, and system integration. This role spans the entire silicon lifecycle from pre-silicon FPGA platforms that enable early hardware/software integration to post-silicon debug, interface validation, and automated test infrastructure., * Develop FPGA-based prototypes to enable early ASIC integration, firmware development, and system validation. * Build hardware platforms that allow software and firmware teams to develop before first silicon. * Support first-silicon bring-up, debug, and functional validation. * Develop automated validation infrastructure for silicon characterization and regression testing. * Configure and validate digital interfaces including high-speed Ethernet SerDes, SPI, UART, GPIO, and other peripheral interfaces. * Develop FPGA-based traffic generators, protocol checkers, and test applications for interface validation. * Debug issues spanning RTL, firmware, software, FPGA prototypes, and silicon using simulation and laboratory instrumentation. * Collaborate closely with ASIC Design, Verification, Firmware, Software, Systems, and DFT teams to accelerate product development. ## Related Videos - [The Gashlycrumb Tinies of AI Networking You Must Know (or Languish!)](https://www.wearedevelopers.com/videos/2067-the-gashlycrumb-tinies-of-ai-networking-you-must-know-or-languish) - [Playing Pong on a shoulder press machine](https://www.wearedevelopers.com/videos/100140-playing-pong-on-a-shoulder-press-machine) - [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips) - [Building a hypercar from scratch](https://www.wearedevelopers.com/videos/607-building-a-hypercar-from-scratch) - [Docker network without Docker](https://www.wearedevelopers.com/videos/1418-docker-network-without-docker) - [Strange New Worlds: shaping the future of the digital age](https://www.wearedevelopers.com/videos/677-strange-new-worlds-shaping-the-future-of-the-digital-age) ## Related Articles - [How We Built a Worry-Free System That Runs for 10+ Years – And What We’d Do Again](https://www.wearedevelopers.com/magazine/751-how-we-built-a-worry-free-system-that-runs-for-10-years-and-what-we-d-do-again) - [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline) - [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers) - [Dev Digest 132 - Binging WADFlix?](https://www.wearedevelopers.com/magazine/473-dev-digest-132-binging-wadflix) - [Dev Digest 134 - Where pixels sing?](https://www.wearedevelopers.com/magazine/477-dev-digest-134-where-pixels-sing) - [Top 6 Hackathons for Developers in 2023](https://www.wearedevelopers.com/magazine/263-top-6-hackathons-for-developers-in-2023)