> Markdown version of [/jobs/ext/2106691-fpga-engineer](https://www.wearedevelopers.com/jobs/ext/2106691-fpga-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # FPGA Engineer - **Company:** EDGX - **Location:** Gent, Belgium - **Experience:** Starter - **Contract:** Permanent contract - **Skills:** Communications Protocols, Computer Engineering, Data Transmissions, Software Debugging, Logic Synthesis of Circuits, Ethernet, Fault Tolerance, Field-Programmable Gate Array (FPGA), Hardware Description Language, Hardware Interface Design, PCI Express, SystemVerilog, VHSIC Hardware Description Language (VHDL), Vivado, Hardware Testing, Real Time Data, Stream Processing - **Published:** August 19, 2026 - **Apply:** https://www.adzuna.be/details/5843974326 ## About the Role * 1 to 2 years of professional experience in FPGA design and development. * Knowledge of basic hardware description languages (SystemVerilog and/or VHDL) and relevant FPGA tooling (e.g. AMD Vivado). * Knowledge of fundamental digital design concepts such as pipelining, timing closure techniques, and verification techniques. * Knowledge of hardware interfaces and communication protocols (I2C, SPI, CAN, PCIe, Ethernet, SpaceWire). * Knowledge of hardware testing, validation, debugging, and qualification methodologies. * Strong analytical thinking, able to solve complex problems, and work with high focus and precision. * The mindset to work autonomously, take ownership of your work, and communicate clearly with technical and non-technical stakeholders. Nice-to-haves * Understanding of radiation effects, environmental constraints, and reliability considerations for space applications. * Experience with or exposure to space, defence, or other high-reliability hardware engineering environments. * Experience with modern HDL frameworks (Chisel, SpinalHDL). * Familiarity with advanced verification techniques (e.g. UVM). ## Description As FPGA Engineer, you drive FPGA-based digital design for our space hardware. You architect and integrate IP and custom logic to bridge high-speed interface protocols and (pre-)process real-time data streams, while ensuring every design is manufacturable, testable, and hardened against the radiation and reliability requirements of the mission environment. For example, you'll implement fault-tolerance techniques that keep logic running through radiation-induced upsets, and support the test campaigns that qualify your designs. Across all of this, you'll work closely with electronics and mechanical engineers to bring compute systems from concept to flight., * Own the architecture, development, and verification of FPGA-based digital designs, with a focus on high-speed interface conversions and real-time data processing pipelines. * Design and validate FPGA logic bridging high-speed protocols such as PCIe, SpaceWire, and Ethernet, enabling data transfer between payload instruments and the compute system. * Prototype, integrate, test, verify, and qualify hardware solutions to ensure operational reliability and compliance with space-environment requirements. * Apply reliability-driven design practices and verify hardware against radiation and reliability requirements. * Monitor and evaluate FPGA chips and architectures used in the space industry, tracking vendor roadmaps, flight heritage, and radiation performance to inform technology selection. * Maintain accurate, traceable, and review-ready technical documentation, configuration artefacts, and technical continuity across projects and engineering teams. * Collaborate across engineering domains and contribute to continuous improvement of hardware methodologies, testing approaches, and engineering standards. ## Related Videos - [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips) - [The Gashlycrumb Tinies of AI Networking You Must Know (or Languish!)](https://www.wearedevelopers.com/videos/2067-the-gashlycrumb-tinies-of-ai-networking-you-must-know-or-languish) - [Building a hypercar from scratch](https://www.wearedevelopers.com/videos/607-building-a-hypercar-from-scratch) - [How to Domain Model – An example from manufacturing](https://www.wearedevelopers.com/videos/742-how-to-domain-model-an-example-from-manufacturing) - [Docker network without Docker](https://www.wearedevelopers.com/videos/1418-docker-network-without-docker) - [Strange New Worlds: shaping the future of the digital age](https://www.wearedevelopers.com/videos/677-strange-new-worlds-shaping-the-future-of-the-digital-age) ## Related Articles - [How We Built a Worry-Free System That Runs for 10+ Years – And What We’d Do Again](https://www.wearedevelopers.com/magazine/751-how-we-built-a-worry-free-system-that-runs-for-10-years-and-what-we-d-do-again) - [Where to Find Entry-Level Software Engineering Jobs](https://www.wearedevelopers.com/magazine/397-where-to-find-entry-level-software-engineering-jobs) - [How Much FAANG Companies Actually Pay Software Engineers in 2025](https://www.wearedevelopers.com/magazine/230-how-much-faang-companies-actually-pay-software-engineers-in-2025) - [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline) - [The Best X (Twitter) Accounts for Developers](https://www.wearedevelopers.com/magazine/294-the-best-x-twitter-accounts-for-developers) - [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers)