> Markdown version of [/jobs/ext/2131907-senior-fpga-developer](https://www.wearedevelopers.com/jobs/ext/2131907-senior-fpga-developer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Senior Fpga Developer

- **Company:** Luxoft Spain
- **Location:** Pontevedra, Spain
- **Contract:** Permanent contract
- **Skills:** Board Bringup, VoIP, Computer Engineering, Software Debugging, Ethernet, Formal Verification, Field-Programmable Gate Array (FPGA), Virtual Private LAN Services, Internet Protocol, IPTV, Multi-protocol Systems, SystemVerilog, Verilog, VHSIC Hardware Description Language (VHDL), Virtual Local Area Networks, Software Verification, Git, Physical Design, Software Version Control
- **Published:** August 19, 2026
- **Apply:** https://www.buscojobs.com.es/senior-fpga-developer-en-mos-ID-367790718

## About the Role

BS or MS degree in Electrical and/or Computer Engineering with a minimum of ***** years of relevant experience, including at least 5+ years specifically architecting and closing timing on multi-Gbps SerDes/transceiver-based FPGA designs.
-Demonstrated expertise architecting and implementing high-speed FPGA designs using Verilog/SystemVerilog and/or VHDL required.
-Deep, hands-on expertise with FPGA transceivers, hard IP, and PLLs - including timing closure, equalization, and link debug at multi-Gbps rates - required (not incidental exposure).
-Demonstrated experience closing timing and debugging link-layer issues on high-speed Ethernet (10M to 1.6T) and IP protocol stacks in production designs.
-Proven expertise with optical interfaces and modules (SFPs, QSFPs) in shipped products.
-Deep working knowledge of VLANs, MPLS, VPLS, and Voice/Video over IP (VoIP, IPTV).
-Extensive experience with AMD or Altera FPGA devices and their full implementation toolchains, including advanced timing closure and floorplanning techniques.
-Proven experience with formal verification and/or UVM-based verification methodologies, not limited to directed testbenches.
-Demonstrated track record of taking FPGA designs from architecture through volume production, including systems-level tradeoffs across the HW/FW boundary.
-Version control experience using Git or similar tools.
-Exceptional written and oral communication skills, including the ability to mentor engineers and communicate architecture decisions with stakeholders across the world.
-Exceptional analytical and organizational skills, with an uncompromising commitment to accuracy and technical rigor in a fast-paced product environment.
Languages
English: B2

## Description

Project descriptionWorking for a global provider of network test, monitoring and assurance solutions for telecommunications, cloud, enterprises, first responders, military, aerospace, and railway.a leader in light management technologies for 3D sensing, anti-counterfeiting, consumer electronics, industrial, automotive, government and aerospace applications.Employees working on this project are passionate about supporting customer success and we welcome people who bring their best every day to the company - to question, to collaborate and to push for solutions that will delight our customers.ResponsibilitiesWe are seeking a Principal/Staff-level FPGA Engineer - a recognized technical authority - to own FPGA architecture for our state-of-the-art Communications Test & Measurement products.The successful candidate will define and drive end-to-end FPGA architecture, including make/buy tradeoffs on IP, floorplanning and timing closure strategy for multi-gigabit designs, and DFX approach, using Verilog/SystemVerilog/VHDL and industry-leading simulation, synthesis, place-and-route, and formal/UVM verification tools.This person will serve as the final technical escalation point for FPGA design and debug issues across the team, mentor other FPGA engineers, and lead root-cause debug of silicon and board bring-up issues that could not be resolved elsewhere.Skills-BS or MS degree in Electrical and/or Computer Engineering with a minimum of ***** years of relevant experience, including at least 5+ years specifically architecting and closing timing on multi-Gbps SerDes/transceiver-based FPGA designs.-Demonstrated expertise architecting and implementing high-speed FPGA designs using Verilog/SystemVerilog and/or VHDL required.-Deep, hands-on expertise with FPGA transceivers, hard IP, and PLLs - including timing closure, equalization, and link debug at multi-Gbps rates - required (not incidental exposure).-Demonstrated experience closing timing and debugging link-layer issues on high-speed Ethernet (10M to 1.6T) and IP protocol stacks in production designs.-Proven expertise with optical interfaces and modules (SFPs, QSFPs) in shipped products.-Deep working knowledge of VLANs, MPLS, VPLS, and Voice/Video over IP (VoIP, IPTV).-Extensive experience with AMD or Altera FPGA devices and their full implementation toolchains, including advanced timing closure and floorplanning techniques.-Proven experience with formal verification and/or UVM-based verification methodologies, not limited to directed testbenches.-Demonstrated track record of taking FPGA designs from architecture through volume production, including systems-level tradeoffs across the HW/FW boundary.-Version control experience using Git or similar tools.-Exceptional written and oral communication skills, including the ability to mentor engineers and communicate architecture decisions with stakeholders across the world.-Exceptional analytical and organizational skills, with an uncompromising commitment to accuracy and technical rigor in a fast-paced product environment.LanguagesEnglish: B2


## Related Videos

- [Getting under the skin: The Social Engineering techniques](https://www.wearedevelopers.com/videos/38-getting-under-the-skin-the-social-engineering-techniques)
- [How a Small Team Shrank a Microsoft Monorepo by 94%](https://www.wearedevelopers.com/videos/1236-how-a-small-team-shrank-a-microsoft-monorepo-by-94)
- [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips)
- [Git for Code Reviews](https://www.wearedevelopers.com/videos/429-git-for-code-reviews)
- [Unlocking the potential of Digital & IT at Vodafone](https://www.wearedevelopers.com/videos/602-unlocking-the-potential-of-digital-it-at-vodafone)
- [Stop Committing Your Secrets - GIt Hooks To The Rescue!](https://www.wearedevelopers.com/videos/573-stop-committing-your-secrets-git-hooks-to-the-rescue)

## Related Articles

- [Spanish Business Culture and Etiquette](https://www.wearedevelopers.com/magazine/353-spanish-business-culture-and-etiquette)
- [How We Built a Worry-Free System That Runs for 10+ Years – And What We’d Do Again](https://www.wearedevelopers.com/magazine/751-how-we-built-a-worry-free-system-that-runs-for-10-years-and-what-we-d-do-again)
- [Is Software Engineering Over-Saturated?](https://www.wearedevelopers.com/magazine/418-is-software-engineering-over-saturated)
- [Fully Remote Software Engineer Jobs](https://www.wearedevelopers.com/magazine/447-fully-remote-software-engineer-jobs)
- [Why Upskilling And Reskilling is Important For Developers](https://www.wearedevelopers.com/magazine/428-why-upskilling-and-reskilling-is-important-for-developers)
- [What’s the Difference between a Junior, Mid, and Senior Developer?](https://www.wearedevelopers.com/magazine/238-what-s-the-difference-between-a-junior-mid-and-senior-developer)