> Markdown version of [/jobs/ext/2167346-senior-asic-verification-engineer-pcie-cxl](https://www.wearedevelopers.com/jobs/ext/2167346-senior-asic-verification-engineer-pcie-cxl). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Senior ASIC Verification Engineer (PCIe/CXL)

- **Company:** Advanced Micro Devices, Inc.
- **Location:** San Jose, CA, United States
- **Experience:** Expert
- **Salary:** $166,400.0
- **Contract:** Permanent contract
- **Skills:** Artificial Intelligence, Computer Engineering, Software Debugging, Logic Synthesis of Circuits, Perl (Programming Language), Ethernet, Firmware, Field-Programmable Gate Array (FPGA), Python (Programming Language), Object-Oriented Software Development, PCI Express, Performance Tuning, Specman, SystemVerilog, Verilog, Application Specific Integrated Circuits, Front End Software Development, Nvme
- **Published:** August 21, 2026
- **Apply:** https://diversityjobs.com/main/sendform/8/8/28176/1/17999036?backUrl=%2Fcareer%2F17999036%2FSenior-Asic-Verification-Engineer-Pcie-Cxl-California-San-Jose

## About the Role

You have a passion for modern, complex IP architectures, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/time zones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems., * Experience with PCIe or CXL or NVMe or ethernet protocols is a must

 * Proficient in IP level ASIC verification
 * Expert in Verilog, System Verilog, Object Oriented programming
 * Expertise in developing UVM based verification frameworks and testbenches
 * Scripting and automation of verification processes and flows
 * Exposure to leadership or mentorship is an asset
 * Experience working in a team environment through the ASIC / FPGA Project lifecycle from Planning to Tape Out
 * Exposure to simulation profile, efficiency improvement, acceleration, HLS tools/process
 * Good Computer Architecture, systems knowledge
 * Comfortable in python / perl and editing / maintaining scripts
 * Strong communication skills and the ability to work independently as well as in a cross-site team environment
 * Exposure to generative AI or simulation tools for test, testbench, assertion, test plan generation or performance optimization is a plus

ACADEMIC CREDENTIALS:

 * Bachelors or Masters degree in computer engineering/Electrical Engineering

## Description

As a Senior ASIC Verification Engineer,you will help bring to life cutting-edge FPGA, ASICs for variety of target customers.As a member of the front-end design/integration team, you will work closely with the architecture, IP design, PD teams, and product engineers to achieve first pass silicon success., * Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified for PCIe CXL based IP's

 * Develop test plan documentation, accounting for interactions with other features, the hardware, the firmware, and the software driver use cases
 * Code IP or SS level UVM based testbenches, verification components - monitors, scoreboard, checkers
 * Build the directed and random verification tests
 * Run regressions, debug test failures towards ensuring high design functional, performance and implementation quality, AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's "Responsible AI Policy" is available here.


## Related Videos

- [The Billion Dollar Machine: First Time Right.](https://www.wearedevelopers.com/videos/393-the-billion-dollar-machine-first-time-right)
- [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips)
- [Strange New Worlds: shaping the future of the digital age](https://www.wearedevelopers.com/videos/677-strange-new-worlds-shaping-the-future-of-the-digital-age)

## Related Articles

- [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline)
- [Why Attend a Developer Event in 2026?](https://www.wearedevelopers.com/magazine/688-why-attend-a-developer-event-in-2026)
- [How to Become an AI Engineer](https://www.wearedevelopers.com/magazine/331-how-to-become-an-ai-engineer)
- [Highest Paying Tech Companies for Developers](https://www.wearedevelopers.com/magazine/220-highest-paying-tech-companies-for-developers)
- [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers)
- [Is Software Engineering Over-Saturated?](https://www.wearedevelopers.com/magazine/418-is-software-engineering-over-saturated)