> Markdown version of [/jobs/ext/2483986-dft-digital-design-engineer](https://www.wearedevelopers.com/jobs/ext/2483986-dft-digital-design-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # DFT Digital Design Engineer - **Company:** NXP Semiconductors - **Location:** Hamburg, Germany - **Contract:** Permanent contract - **Skills:** Code Coverage, Computer Engineering, Software Debugging, Logic Synthesis of Circuits, Electronic Design Automation, Perl (Programming Language), Integrated Development Environments, Joint Test Action (IEEE Standards), Python (Programming Language), System on a Chip, SystemVerilog, Tcl (Programming Language), Verilog, Scripting, Application Specific Integrated Circuits, State Machines, Yield Optimization, Information Technology, Physical Design - **Published:** August 11, 2026 - **Apply:** https://de.indeed.com/viewjob?jk=2b5c6b6f6910b2f4 ## About the Role * Bachelor's or Master's degree in Electrical Engineering, Electronic Engineering, Computer Engineering, Computer Science, or a related field. * Good understanding of digital design fundamentals, including combinational and sequential logic, finite state machines, computer architecture fundamentals, and RTL design using Verilog/SystemVerilog. * Basic understanding of CMOS design principles, semiconductor manufacturing concepts, ASIC/SoC design flows, and manufacturing test methodologies. * Exposure to or basic understanding of DfT concepts including scan architecture, ATPG, fault models, MBIST, Boundary Scan (IEEE 1149.1/JTAG), Logic BIST fundamentals, and test compression techniques. * Familiarity with simulation methodologies, debugging techniques, waveform analysis, and DfT verification flows. * Understanding of timing, synthesis, and physical design concepts. * Familiarity with Linux/Unix environments and exposure to scripting languages such as Python, Tcl, Perl, or Shell. * Familiarity with EDA tools used for digital design, verification, implementation, and DfT flows. * Strong analytical, logical reasoning, debugging, and problem-solving skills with the ability to break complex problems into manageable components. * Self-motivated, detail-oriented, and committed to quality, execution excellence, and continuous improvement. * Excellent written and verbal communication skills. * Ability to work effectively in cross-functional teams, manage multiple priorities, learn through technical mentorship, and collaborate in a dynamic development environment. * Strong curiosity, willingness to learn, and passion for semiconductor and test technologies. Please note: The successful candidate may/will be responsible for security related tasks. The assignment may/will be in scope of security certifications, therefore a conscious and reliable way of working is necessary. ## Description * Support the implementation and integration of Design for Test (DfT) for complex SoC and semiconductor products. * Participate in DfT implementation activities including Scan, MBIST, Boundary Scan (JTAG), Logic BIST, test compression, ATPG pattern generation, fault simulation, and DfT verification. * Assist in the development, verification, validation, and integration of test structures throughout the SoC design cycle to achieve manufacturing test coverage, silicon quality, and product reliability goals. * Perform DfT-related checks, analyze fault coverage and test results, and support debug of DfT issues during design, verification, silicon bring-up, characterization, and yield improvement activities. * Work closely with Design, Verification, Physical Design, Product Engineering, and Test Engineering teams to support DfT integration, validation, and product development. * Assist in developing scripts and automation solutions to improve DfT productivity, flow efficiency, and methodology execution. * Create, maintain, and improve DfT documentation, implementation guidelines, methodologies, design standards, and lessons learned. * Demonstrate continuous learning and contribute to the advancement of DfT methodologies, semiconductor test technologies, and best practices. * Perform assigned DfT tasks under the guidance and mentorship of senior engineers. ## Related Videos - [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips) - [JavaScript? No. Java Scripts! - Scripting with Java](https://www.wearedevelopers.com/videos/2094-javascript-no-java-scripts-scripting-with-java) - [Mutation Testing and Fuzzing in C#](https://www.wearedevelopers.com/videos/703-mutation-testing-and-fuzzing-in-c) - [Intermediate Bitcoin Script](https://www.wearedevelopers.com/videos/25-intermediate-bitcoin-script) - [Test-reduction - Doing more with less](https://www.wearedevelopers.com/videos/977-test-reduction-doing-more-with-less) - [Unlocking the potential of Digital & IT at Vodafone](https://www.wearedevelopers.com/videos/602-unlocking-the-potential-of-digital-it-at-vodafone) ## Related Articles - [The Netherlands – Europe’s powerhouse for software development?](https://www.wearedevelopers.com/magazine/31-the-netherlands-europe-s-powerhouse-for-software-development) - [The Most Popular IT Jobs on the Market](https://www.wearedevelopers.com/magazine/376-the-most-popular-it-jobs-on-the-market) - [Best Companies in the Netherlands: Top 25 Companies in 2023 ](https://www.wearedevelopers.com/magazine/193-best-companies-in-the-netherlands-top-25-companies-in-2023) - [What’s the Difference between a Junior, Mid, and Senior Developer?](https://www.wearedevelopers.com/magazine/238-what-s-the-difference-between-a-junior-mid-and-senior-developer) - [Where to Find Entry-Level Software Engineering Jobs](https://www.wearedevelopers.com/magazine/397-where-to-find-entry-level-software-engineering-jobs) - [Where To Find Software Engineering Jobs](https://www.wearedevelopers.com/magazine/396-where-to-find-software-engineering-jobs)