> Markdown version of [/jobs/ext/2504641-ai-soc-architect-networking](https://www.wearedevelopers.com/jobs/ext/2504641-ai-soc-architect-networking). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # AI SoC Architect Networking - **Company:** Majestic Labs LLC - **Location:** Los Altos, CA, United States - **Experience:** Experienced - **Contract:** Permanent contract - **Skills:** Artificial Intelligence, Complex Networks, Computer Engineering, Network Congestion, Ethernet, Firmware, Hardware Design, Network Topologies, IBM Systems Network Architecture, InfiniBand, Transport Layer, Network Architecture, Network Protocols, Pattern Recognition, Remote Direct Memory Access, SystemC, Network Simulation, Application Specific Integrated Circuits, Pytorch, Information Technology, Transport Protocols, Hardware Acceleration - **Published:** August 8, 2026 - **Apply:** https://www.indeed.com/viewjob?jk=f313f65a33a843b7 ## About the Role * 7+ years of hands-on network architecture, SoC interconnect design, or silicon engineering experience, with at least 3 years in an architecture or technical lead capacity * B.Sc. or M.Sc. in Electrical Engineering, Computer Engineering, or Computer Science * Proven track record of owning and delivering complex network ASICs, NIC engines, or switch architectures from initial concept through silicon bring-up Core Technical Skills * Deep expertise in SmartNIC/NIC architecture, RDMA technologies (RoCEv2, InfiniBand), and hardware transport protocol engines * Strong understanding of scale-up and scale-out topologies, high-speed packet processing, and switch architecture trade-offs * In-depth knowledge of AI communication patterns and hardware acceleration for network collective operations * Solid foundation in lower-level network protocols (TCP/UDP, Ethernet, IP) and advanced network congestion control mechanisms * Proficiency in network performance modeling, hardware simulation tools, and architectural trade-off analysis, * Experience with high-speed proprietary interconnects (e.g., NVLink, NVSwitch, UALink, CXL) or custom switch silicon * Hands-on experience with network simulation and modeling frameworks (e.g., ns-3, OMNeT++, SystemC/TLM) * Familiarity with distributed AI communication libraries (e.g., NCCL, RCCL) and frameworks (PyTorch, DeepSpeed), We seek smart, curious, self-driven individuals who enjoy creative problem-solving and continuous learning. Even if you don't meet all requirements, we'd love to hear from you if you have the mindset to tackle complex challenges. ## Description This is a highly technical and cross-functional role requiring deep expertise in SoC networking, high-speed interconnects, and protocol acceleration for AI. As a SOC System Network Architect for AI, you will lead the definition and architectural design of network engines and interconnect fabrics powering our custom AI servers. You will collaborate closely with silicon architecture, hardware design, firmware, and software teams to shape scale-up and scale-out networking topologies optimized for distributed AI workloads., * Architect end-to-end SoC networking engines, SmartNIC/NIC architectures, and switch interface IPs for AI accelerators * Define scale-up (intra-node) and scale-out (inter-node) network topologies * Design hardware acceleration and offload engines for AI collective operations (e.g., AllReduce, AllGather, AllToAll) directly on the network fabric * Optimize transport protocols (RoCEv2, custom RDMA engines, TCP/UDP offloads) and adaptive routing/congestion control algorithms (e.g., DCQCN) for synchronized AI traffic flows * Drive performance modeling, cycle-accurate simulations, and traffic pattern analysis to evaluate architectural trade-offs across network fabrics * Collaborate with ASIC design, silicon architecture, and AI software teams to define hardware/software interfaces, register abstractions, and programming models * Produce high-quality network architecture specifications, interface documents, and lead cross-functional architecture reviews ## Related Videos - [The Gashlycrumb Tinies of AI Networking You Must Know (or Languish!)](https://www.wearedevelopers.com/videos/2067-the-gashlycrumb-tinies-of-ai-networking-you-must-know-or-languish) - [Photonic Computing: Programming a New Class of AI Accelerators (incl. Live Coding)](https://www.wearedevelopers.com/videos/100196-photonic-computing-programming-a-new-class-of-ai-accelerators-incl-live-coding) - [Building the Nervous System of AI - Michael Kagan (NVIDIA)](https://www.wearedevelopers.com/videos/2133-building-the-nervous-system-of-ai-michael-kagan-nvidia) - [Docker network without Docker](https://www.wearedevelopers.com/videos/1418-docker-network-without-docker) - [Serverless deployment of (large) NLP models ](https://www.wearedevelopers.com/videos/158-serverless-deployment-of-large-nlp-models) - [Building a hypercar from scratch](https://www.wearedevelopers.com/videos/607-building-a-hypercar-from-scratch) ## Related Articles - [MLOps And AI Driven Development](https://www.wearedevelopers.com/magazine/82-mlops-and-ai-driven-development) - [Stephan Gillich - Bringing AI Everywhere](https://www.wearedevelopers.com/magazine/489-stephan-gillich-bringing-ai-everywhere) - [Graph and AI Trends 2026: Why Is AI Running but Not Yet Delivering?](https://www.wearedevelopers.com/magazine/680-graph-and-ai-trends-2026-why-is-ai-running-but-not-yet-delivering) - [How to Become an AI Engineer](https://www.wearedevelopers.com/magazine/331-how-to-become-an-ai-engineer) - [Navigating the AI Shift](https://www.wearedevelopers.com/magazine/629-navigating-the-ai-shift) - [What Industries Outside of AI Are Hiring The Most AI Experts?](https://www.wearedevelopers.com/magazine/98-what-industries-outside-of-ai-are-hiring-the-most-ai-experts)