> Markdown version of [/jobs/ext/2514433-vp-of-hw-systems-engineering](https://www.wearedevelopers.com/jobs/ext/2514433-vp-of-hw-systems-engineering). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # VP of HW Systems Engineering - **Company:** Axiado Corp - **Location:** San Jose, CA, United States - **Contract:** Permanent contract - **Skills:** Systems Engineering, Bash Shell, Code Coverage, Computer Engineering, Data Centers, Software Debugging, Linux, Firmware, HTTP Secure, Python (Programming Language), OrCAD, PCI Express, Schematic Capture, Universal Asynchronous Receiver/Transmitter, USB, Application Specific Integrated Circuits - **Published:** August 28, 2026 - **Apply:** https://www.dice.com/job-detail/7fd3bb93-40eb-4572-93c7-0b6510c5eaef ## About the Role * Experience & Education: 20+ years of hardware engineering experience with a leadership track record in server, data center, or semiconductor ecosystems. B.S. or M.S. in Electrical Engineering (EE). * Production Track Record: Proven history of taking complex board designs to high-volume production with excellent yields and resolving field RMA issues. * Hands-on Technical Mastery: Deep, continuous experience with circuit design, schematic capture, laboratory equipment, and platform troubleshooting. * DC-SCM & Ecosystem Expertise: Strong knowledge of OCP DC-SCM standard solutions (DC-SCI interface, form factors) and a solid network across hyperscaler and OEM partners. * Supply Chain Agility: Demonstrated capability to execute rapid hardware redesigns, footprint compatibility strategies, and alternative component sourcing. * Tool & Interface Proficiency: Expert familiarity with Cadence OrCAD/Allegro and server interfaces (PCIe, USB, I2C, SMBus, SPI, UART, USB, MCTP, eSPI, LTPI). * Architecture & Software Knowledge: Solid understanding of modern CPU/GPU architectures and the Linux environment (including Python or Bash scripting). * Communication: Exceptional verbal and written communication skills to articulate hardware-anchored security and supply chain strategy to enterprise stakeholders. ## Description We are seeking an agile, results-driven VP of HW Systems Engineering to lead our hardware organization. In this highly visible role, you will own the hardware product lifecycle from concept to high-volume production for the Axiado Trusted Control/Compute Unit (TCU) products. This role requires an executive with elite, hands-on design and debugging capabilities who thrives in the lab and effectively navigates dynamic, supply-chain-constrained environments. You will manage senior engineers and contractors, help customers build secure server infrastructure, and champion open hardware ecosystems like the Open Compute Project (OCP)., * Leadership & Execution: Drive TCU-based embedded systems from initial concept through high-volume production with active, hands-on daily execution. * Mass Production & Yield: Take complex boards to mass production while optimizing DFM/DFT, factory test coverage, and production yields. * Sustaining & RMA Support: Oversee the technical resolution of customer field returns, driving Failure Analysis (FA) and corrective actions to improve reliability. * Root-Cause Triage: Partner with cross-company ASIC, silicon, firmware, and software teams to systematically isolate and resolve complex system bugs. * Lab Validation: Personally lead first-silicon and platform bring-up, low-level bus validation, and EVT/DVT testing in the lab. * OCP & Industry Forums: Integrate OCP DC-SCM standards and represent the company within OCP and other industry hardware forums. * Supply Chain Agility: Pivot board layouts responsively based on real-time parts availability and manage critical tier-1 supplier relationships. * Design & Review: Drive schematic development in Cadence OrCAD and collaborate with Layout, Mechanical, and SI engineers to meet OCP DC-SCM and NVIDIA IFF form factors. ## Related Videos - [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips) - [Prototyping with Hardware and the Web](https://www.wearedevelopers.com/videos/651-prototyping-with-hardware-and-the-web) - [Docker network without Docker](https://www.wearedevelopers.com/videos/1418-docker-network-without-docker) - [Unleashing the Full Potential of the Arm Architecture – Write Once, Deploy Anywhere](https://www.wearedevelopers.com/videos/940-unleashing-the-full-potential-of-the-arm-architecture-write-once-deploy-anywhere) - [Project Fugu: Extending the web](https://www.wearedevelopers.com/videos/832-project-fugu-extending-the-web) - [Docker exec without Docker](https://www.wearedevelopers.com/videos/1094-docker-exec-without-docker) ## Related Articles - [How We Built a Worry-Free System That Runs for 10+ Years – And What We’d Do Again](https://www.wearedevelopers.com/magazine/751-how-we-built-a-worry-free-system-that-runs-for-10-years-and-what-we-d-do-again) - [The Best X (Twitter) Accounts for Developers](https://www.wearedevelopers.com/magazine/294-the-best-x-twitter-accounts-for-developers) - [Everything a Developer Needs to Know About MCP with Neo4j](https://www.wearedevelopers.com/magazine/604-everything-a-developer-needs-to-know-about-mcp-with-neo4j) - [Events like RSAC Get You CISOs. Developers Decide What Actually Gets Deployed.](https://www.wearedevelopers.com/magazine/693-events-like-rsac-get-you-cisos-developers-decide-what-actually-gets-deployed) - [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers) - [What Makes WeAreDevelopers World Congress Different From Every Other Tech Event?](https://www.wearedevelopers.com/magazine/701-what-makes-wearedevelopers-world-congress-different-from-every-other-tech-event)