> Markdown version of [/jobs/ext/2612051-pmts-asic-digital-design-ip-engineering](https://www.wearedevelopers.com/jobs/ext/2612051-pmts-asic-digital-design-ip-engineering). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # PMTS ASIC Digital Design IP ENGINEERING - **Company:** Globalfoundries U.S. Inc. - **Location:** Santa Clara, CA, United States - **Salary:** $167,000.0 - $275,000.0 - **Contract:** Permanent contract - **Skills:** Artificial Intelligence, Computer Engineering, Microarchitecture, Software Debugging, Logic Synthesis of Circuits, Memory Management, Electronic Design Automation, Firmware, CPU Design, Multiprocessing, Performance Tuning, Reduced Instruction Set Computing, Static Timing Analysis, SystemVerilog, Verilog, Application Specific Integrated Circuits, Computerised Systems, Low Latency, Physical Design - **Published:** August 10, 2026 - **Apply:** https://globalfoundries.wd1.myworkdayjobs.com/External/job/Santa-Clara/PMTS-ASIC-Digital-Design-IP-ENGINEERING_JR-2603673 ## About the Role * Bachelor's or master's degree in electrical engineering, Computer Engineering, or related field. * 12+ years of experience in processor, CPU, DSP, or complex SoC digital design. * Deep understanding of processor microarchitecture, including: + Pipeline design + Cache architectures + Branch prediction + Memory hierarchy + MMU/TLB designs + Interrupt and exception handling + Coherency protocols * Expert-level RTL design experience using Verilog/SystemVerilog. * Strong understanding of synthesis, timing analysis, CDC, RDC, and low-power design techniques. * Experience with industry-standard EDA tools and design flows. * Strong debugging and problem-solving skills., * Experience with RISC-V, ARM, MIPS, ARC, or custom CPU architectures. * Knowledge of multi-core and heterogeneous computing systems. * Experience in AI/ML acceleration, vector processing, or advanced computing architectures. * Experience with performance modeling and architectural simulation. * Silicon bring-up and post-silicon debug experience. * Exposure to safety-critical designs (ISO 26262, DO-254) is a plus. ## Description The PMTS Digital Design Engineer will lead the architecture implementation, microarchitecture development, and RTL design of high-performance processor cores and subsystem components. This role requires deep expertise in processor design, strong technical leadership, and the ability to drive complex SoC development programs from concept through silicon bring-up. The candidate will work closely with architecture, verification, physical design, DFT, firmware, and software teams to deliver competitive processor products meeting performance, power, area, and schedule targets., Processor Microarchitecture & RTL Design * Develop and implement microarchitecture for CPU cores, cache subsystems, memory management units (MMU), interconnects, and system controllers. * Translate architectural specifications into high-quality RTL designs using Verilog/SystemVerilog. * Define and review detailed design specifications, block-level architectures, and implementation strategies. * Drive performance optimization, power reduction, and area-efficient design methodologies. * Analyze and resolve complex design trade-offs involving latency, throughput, and scalability. Technical Leadership * Lead critical processor design initiatives across multiple functional blocks. * Mentor junior and senior engineers on microarchitecture, RTL coding practices, and design methodologies. * Conduct architecture, microarchitecture, and RTL design reviews. * Establish design guidelines and best practices across the organization. * Influence roadmap and technology decisions for future processor generations. Cross-Functional Collaboration * Partner with architects to evaluate new features and enhancements. * Work closely with verification teams to define verification plans and close coverage. * Support synthesis, timing closure, low-power implementation, and physical design activities. * Collaborate with DFT teams to ensure manufacturability and testability. * Support silicon bring-up, debug, characterization, and production ramp activities. Performance Analysis & Optimization * Conduct design performance analysis and bottleneck identification. * Drive microarchitectural enhancements to improve IPC, memory latency, and system efficiency. * Analyze workload behavior and benchmark performance. * Participate in power-performance-area (PPA) optimization efforts. Other Responsibilities: * Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs. ## Related Videos - [The Billion Dollar Machine: First Time Right.](https://www.wearedevelopers.com/videos/393-the-billion-dollar-machine-first-time-right) - [Scoring 2000 Products per Request: Performance Pitfalls in Golang](https://www.wearedevelopers.com/videos/2073-scoring-2000-products-per-request-performance-pitfalls-in-golang) - [Playing Pong on a shoulder press machine](https://www.wearedevelopers.com/videos/100140-playing-pong-on-a-shoulder-press-machine) - [Strange New Worlds: shaping the future of the digital age](https://www.wearedevelopers.com/videos/677-strange-new-worlds-shaping-the-future-of-the-digital-age) - [The Agent Interface Layer: Protocols, Tools and Trust Boundaries](https://www.wearedevelopers.com/videos/100132-the-agent-interface-layer-protocols-tools-and-trust-boundaries) - [Agent Smith Gets Hardware: Autonomous IoT Hacking From Debug Port to Cloud API](https://www.wearedevelopers.com/videos/100258-agent-smith-gets-hardware-autonomous-iot-hacking-from-debug-port-to-cloud-api) ## Related Articles - [Top-Paying Tech Jobs (with Salaries)](https://www.wearedevelopers.com/magazine/372-top-paying-tech-jobs-with-salaries) - [How to Become an AI Engineer](https://www.wearedevelopers.com/magazine/331-how-to-become-an-ai-engineer) - [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers) - [Is Software Engineering Over-Saturated?](https://www.wearedevelopers.com/magazine/418-is-software-engineering-over-saturated) - [Stephan Gillich - Bringing AI Everywhere](https://www.wearedevelopers.com/magazine/489-stephan-gillich-bringing-ai-everywhere) - [What Industries Outside of AI Are Hiring The Most AI Experts?](https://www.wearedevelopers.com/magazine/98-what-industries-outside-of-ai-are-hiring-the-most-ai-experts)