> Markdown version of [/jobs/ext/2642150-sta-constraints-engineer](https://www.wearedevelopers.com/jobs/ext/2642150-sta-constraints-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # STA/Constraints Engineer - **Company:** Advanced Micro Devices, Inc. - **Location:** Santa Clara, CA, United States - **Contract:** Permanent contract - **Skills:** Computer-Aided Design, Artificial Intelligence, Perl (Programming Language), Static Timing Analysis, Subsystems, Tcl (Programming Language), Verilog, Scripting, Application Specific Integrated Circuits, Physical Verification, Physical Design - **Published:** August 31, 2026 - **Apply:** https://www.dice.com/job-detail/48ed6294-ca6f-411f-9202-7444e366597c ## About the Role * Industry experience in STA, constraints and timing signoff. * Expert user of industry-standard PD tools like SNPS PTA (must) and ICC2/FC (desired). * Good experience with Perl/TCL/Shell/Python scripting, and Verilog RTL design. * Excellent presentation and inter-communication skills. * Experience with Verilog RTL design/implementation and has experience of large digital ASIC project. * Experience with physical design is a plus. * Has Synthesis or physical implement experience. * Experience with lower power design methodology. * Good English skills on talking, presentation and writing documents. * Good communication and strong sense of responsibility, task scheduling, and time management., * Bachelor/Master's degree in Micro Electronics/ Integrated Circuit Science, or related field preferred. ## Description The STA/Constraints Engineer is responsible for developing FullChip constraints and timing closure. Person will work closely with Fellows, Principal Engineers, Architects, collaborate with cross functional worldwide teams across Physical Design, Timing Analysis, Synthesis, Physical Verification, Power signoff, and mentor/coach/guide Design Engineers., * Own end-to-end delivery of designs (SOC and Sub-system integration) from timing constraints and timing signoff perspective. * Work closely with the SOC Architecture team for SOC clocks & STA for statistical timing target goals. * Understanding clock design requirements and making sure they are correctly set up in SDC. * Understand timing margins (LVF/SSTA/Variations etc.) on the latest tech nodes and work with timing methodology teams for future and current projects. * Understand design requirements, timelines and various milestones of a project and deliver FCT closure accordingly. * Collaborate with CAD and EDA vendors to further strengthen AMD timing closure and constraints methodology. * Responsible for cdc/lint, timing closure, lower power implementation and netlist quality check with RTL designer and PD team. * Work on SDC development, STA (Static Timing) analysis, shift left of timing closure, CDC (Clock Domain Crossing)., AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's "Responsible AI Policy" is available here. ## Related Videos - [The Billion Dollar Machine: First Time Right.](https://www.wearedevelopers.com/videos/393-the-billion-dollar-machine-first-time-right) - [JavaScript? No. Java Scripts! - Scripting with Java](https://www.wearedevelopers.com/videos/2094-javascript-no-java-scripts-scripting-with-java) - [10M Data Records Lost, Underwater Computing, and Psychedelic Fish - Matthias Geniar](https://www.wearedevelopers.com/videos/1908-10m-data-records-lost-underwater-computing-and-psychedelic-fish-matthias-geniar) - [Intermediate Bitcoin Script](https://www.wearedevelopers.com/videos/25-intermediate-bitcoin-script) - [Develop on Windows, Deploy on Red Hat Enterprise Linux](https://www.wearedevelopers.com/videos/1600-develop-on-windows-deploy-on-red-hat-enterprise-linux) - [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips) ## Related Articles - [How We Built a Worry-Free System That Runs for 10+ Years – And What We’d Do Again](https://www.wearedevelopers.com/magazine/751-how-we-built-a-worry-free-system-that-runs-for-10-years-and-what-we-d-do-again) - [Résumé-Driven Development: How IT trends affect the job market for software developers](https://www.wearedevelopers.com/magazine/59-resume-driven-development-how-it-trends-affect-the-job-market-for-software-developers) - [Dev Digest 129 - Now that's what I call private data!](https://www.wearedevelopers.com/magazine/468-dev-digest-129-now-that-s-what-i-call-private-data) - [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers) - [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline) - [Data Science & more: The Lopez dilemma](https://www.wearedevelopers.com/magazine/10-data-science-more-the-lopez-dilemma)