> Markdown version of [/jobs/ext/2704028-asic-architect](https://www.wearedevelopers.com/jobs/ext/2704028-asic-architect). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# ASIC Architect

- **Company:** Intersources Inc.
- **Location:** Saratoga, CA, United States
- **Salary:** $26,000.0
- **Contract:** Permanent contract
- **Skills:** Adobe InDesign, Artificial Intelligence, Ethernet, Firmware, Multi-protocol Systems, Network Control, Network Protocols, PCI Express, Software Requirements Analysis, TCP/IP, Virtual Local Area Networks, Application Specific Integrated Circuits, Parallel Computation, Low Latency, Physical Design, Scheduling Algorithms
- **Published:** September 4, 2026
- **Apply:** https://www2.jobdiva.com/portal/?a=62jdnw10t7d77ytz0lbaey9qxonk3b05a9tqw96rb7z6hlfo7xj79l9g6mp6aj2o&compid=0/jobs/31975613#/jobs/31975613

## About the Role

* MSEE with 10+ years of experience, preferably in networking ASIC architecture and design.
 * Candidates with experience in related areas of computer and parallel processing architectures - in particular, complex memory crossbars, buffering schemes, scheduling algorithms and high-speed datapaths - are also highly desired.
 * A deep understanding of networking protocols (Ethernet, TCP/IP, UDP, VLAN, MPLS, RoCE, etc.) and their hardware implications, or a willingness to become expert.
 * Demonstrated expertise in microarchitecture definition, performance modeling, and trade-off analysis. Capability to develop Architecture behavioral models is highly desired.
 * Experience working across the ASIC development lifecycle, from concept through productization.
 * Experience in high-speed I/O integration (e.g., PCIe Gen5/Gen6, SerDes) and Software Control Plane interface architecture is highly desirable.
 * Understanding of physical design implications on packet processing and buffering architecture (e.g., timing, area, power).
 * Strong analytical and problem-solving abilities, with meticulous attention to detail in troubleshooting and debugging complex issues. Exceptional written and verbal communication skills, including the ability to document and present complex architectural concepts clearly.

## Description

We are looking for a highly experienced ASIC Architect to contribute to the definition and implementation of Client's industry leading networking products. This is a unique opportunity to help shape the future of AI Networking., * Work closely with the CTO to translate high-level system requirements and customer use cases into detailed architecture and functional specifications.

 * Collaborate with chip and system microarchitects to align ASIC architecture with system-level goals for throughput, latency, and power efficiency.
 * Guide modeling and feasibility analysis of packet flow behavior through the switch datapath to validate architectural choices, including throughput, latency, power and area efficiencies.
 * Work closely with RTL, Verification, Physical Design and Firmware teams to ensure seamless design implementation and handoff.
 * Guide integration of internal and external IPs (e.g. MAC, PCIe, SerDes) into the broader architecture. Drive interface requirements.
 * Participate in design reviews, performance modeling, test and verification strategies and architectural trade-off analysis.
 * Contribute to post-silicon validation for performance and correctness. Investigate and resolve complex issues related to ASIC data path, working closely with cross-functional teams including hardware engineers, firmware developers, and system architects.


## Related Videos

- [The Gashlycrumb Tinies of AI Networking You Must Know (or Languish!)](https://www.wearedevelopers.com/videos/2067-the-gashlycrumb-tinies-of-ai-networking-you-must-know-or-languish)
- [An Applied Introduction to eBPF with Go](https://www.wearedevelopers.com/videos/1075-an-applied-introduction-to-ebpf-with-go)
- [Playing Pong on a shoulder press machine](https://www.wearedevelopers.com/videos/100140-playing-pong-on-a-shoulder-press-machine)
- [Architectures that we can use with .NET](https://www.wearedevelopers.com/videos/935-architectures-that-we-can-use-with-net)
- [Photonic Computing: Programming a New Class of AI Accelerators (incl. Live Coding)](https://www.wearedevelopers.com/videos/100196-photonic-computing-programming-a-new-class-of-ai-accelerators-incl-live-coding)
- [Turning Container security up to 11 with Capabilities](https://www.wearedevelopers.com/videos/718-turning-container-security-up-to-11-with-capabilities)

## Related Articles

- [Is Software Engineering Over-Saturated?](https://www.wearedevelopers.com/magazine/418-is-software-engineering-over-saturated)
- [Why Event-Driven Architecture Isn’t About Speed (and When You Actually Need It)](https://www.wearedevelopers.com/magazine/745-why-event-driven-architecture-isn-t-about-speed-and-when-you-actually-need-it)
- [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers)
- [Graph and AI Trends 2026: Why Is AI Running but Not Yet Delivering?](https://www.wearedevelopers.com/magazine/680-graph-and-ai-trends-2026-why-is-ai-running-but-not-yet-delivering)
- [Résumé-Driven Development: How IT trends affect the job market for software developers](https://www.wearedevelopers.com/magazine/59-resume-driven-development-how-it-trends-affect-the-job-market-for-software-developers)
- [What Makes WeAreDevelopers World Congress Different From Every Other Tech Event?](https://www.wearedevelopers.com/magazine/701-what-makes-wearedevelopers-world-congress-different-from-every-other-tech-event)