> Markdown version of [/jobs/ext/2710949-engineer-cpu-rtl-design](https://www.wearedevelopers.com/jobs/ext/2710949-engineer-cpu-rtl-design). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # Engineer, CPU RTL Design - **Company:** Tenstorrent Usa, Inc. - **Location:** Austin, TX, United States - **Experience:** Expert - **Salary:** $100,000.0 - **Contract:** Permanent contract - **Skills:** Software Debugging, CPU Design, Open Source Technology, Reduced Instruction Set Computing, Verilog, VHSIC Hardware Description Language (VHDL), Power Analysis (Cryptography) - **Published:** September 4, 2026 - **Apply:** https://startup.jobs/sr-engineer-cpu-rtl-design-tenstorrent-company-8293410 ## About the Role * Experienced in CPU microarchitecture with expertise in Rename, Scheduler, ROB, Load Store, Branch Prediction, Cache or Datapath. * Skilled in RTL coding (Verilog/VHDL) and familiar with industry-standard tools for simulation, synthesis, and power analysis. * Proficient in debugging RTL/logic across multiple design hierarchies and pre/post-silicon environments. * Background in microarchitecture definition, design specification, and performance-driven trade-off analysis. ## Description * Own RTL design and microarchitecture development for a portion of a CPU block of a high-performance RISC-V CPU. * Collaborate closely with DV, PD, and performance engineers to meet functional, timing, and power goals. * Use innovative techniques to optimize power, performance, and area while driving RTL experiments and evaluating results. * Partner with validation and test teams to ensure robust pre-silicon and post-silicon execution. * Enhance RTL design environment, tools, and methodologies to improve development efficiency. What You Will Learn * End-to-end exposure to CPU design from microarchitecture through timing and power convergence. * Hands-on experience optimizing high performance CPU designs in both pre-silicon and post-silicon phases. * Integration of open-source and industry-standard tools to improve RTL flows and results. * Work in a deeply technical, highly collaborative team solving cutting-edge CPU design challenges. ## Related Videos - [Scoring 2000 Products per Request: Performance Pitfalls in Golang](https://www.wearedevelopers.com/videos/2073-scoring-2000-products-per-request-performance-pitfalls-in-golang) - [Using AI Without Losing Your Skills](https://www.wearedevelopers.com/videos/2045-using-ai-without-losing-your-skills) - [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips) - [The Agent Interface Layer: Protocols, Tools and Trust Boundaries](https://www.wearedevelopers.com/videos/100132-the-agent-interface-layer-protocols-tools-and-trust-boundaries) - [What I learned as a developer from accidents in space](https://www.wearedevelopers.com/videos/642-what-i-learned-as-a-developer-from-accidents-in-space) - [The Billion Dollar Machine: First Time Right.](https://www.wearedevelopers.com/videos/393-the-billion-dollar-machine-first-time-right) ## Related Articles - [How We Built a Worry-Free System That Runs for 10+ Years – And What We’d Do Again](https://www.wearedevelopers.com/magazine/751-how-we-built-a-worry-free-system-that-runs-for-10-years-and-what-we-d-do-again) - [The Best X (Twitter) Accounts for Developers](https://www.wearedevelopers.com/magazine/294-the-best-x-twitter-accounts-for-developers) - [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers) - [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline) - [Data Science & more: The Lopez dilemma](https://www.wearedevelopers.com/magazine/10-data-science-more-the-lopez-dilemma) - [The Best Software Developer Blogs to Read](https://www.wearedevelopers.com/magazine/156-the-best-software-developer-blogs-to-read)