> Markdown version of [/jobs/ext/2712698-fpga-engineer](https://www.wearedevelopers.com/jobs/ext/2712698-fpga-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # FPGA Engineer - **Company:** Vector Atomic - **Location:** United States - **Experience:** Expert - **Salary:** $130,000.0 - $155,000.0 - **Contract:** Permanent contract - **Skills:** JIRA, Communications Protocols, Computer Programming, Continuous Integration, Linux, Electronic Design Automation, Linux on Embedded Systems, Ethernet, Formal Verification, Field-Programmable Gate Array (FPGA), Hardware Description Language, Issue Tracking Systems, Oracle Virtual Machine, Signal Processing, Software Requirements Analysis, System on a Chip, SystemVerilog, Tcl (Programming Language), Verilog, VHSIC Hardware Description Language (VHDL), Vivado, Serial Peripheral Interface, Test Scripts, Git, Yocto, Low Latency, Pcb Layout, Software Version Control - **Published:** September 4, 2026 - **Apply:** https://startup.jobs/senior-fpga-engineer-vector-atomic-9639334 ## About the Role * Bachelor's or Master's degree in Electrical Engineering or a related technical discipline. * Minimum 5 years of relevant FPGA engineering experience for candidates with EE degrees; 7+ years for other technical degrees. * To comply with the US export control laws, Vector Atomic employees must be U.S. citizens (born or naturalized), lawful U.S. permanent residents (green card holders), and certain categories of refugees, and asylees. * Proven ability to work effectively in laboratory environments. * Strong verbal and written communication skills. * Expertise in HDL programming (Verilog and/or VHDL) for synthesizable RTL and verification. * Experience with FPGAs and SoCs with an emphasis on AMD Zynq and AMD Ultrascale+ * Proficiency using EDA tools such as Vivado and Questa. * Hands-on experience with laboratory test and measurement instruments (oscilloscopes, power supplies, pulse generators, logic and protocol analyzers). * Ability to collaborate with hardware engineers on FPGA/SoC PCB board designs. * Experience writing timing constraints (SDC) to achieve timing closure on high-speed FPGA designs. * Familiarity with common communication protocols (SPI, I2C, AXI, Avalon, Ethernet, AMBA, Wishbone). * Skill in scripting EDA tools, preferably TCL. * Understanding of practical RTL design issues such as latency, jitter, metastability, setup/hold timing, and multicycle paths. * Familiarity with revision control and issue tracking software like Git and Jira., * Experience with formal verification methodologies and languages (PSL, SystemVerilog, UVVM, UVM, or OVM). * Knowledge of embedded Linux on ARM platforms, UBoot, and device trees. * Experience creating custom Linux builds using Yocto, PetaLinux, or OpenEmbedded. * Knowledge of hardware signal processing techniques. * A background working with CI/CD systems, virtualization and deployment technologies. ## Description We are looking for a highly skilled Senior FPGA Engineer to join our team. The successful candidate will be instrumental in designing and implementing FPGA-based instrument systems for the next generation of advanced quantum sensors. This role initially focuses on research and development with the goal of translating prototypes into scalable commercial products. We are looking for individual contributors who can take ownership of their projects while supporting the team's overall goals. Candidates should have strong technical experience and enjoy working collaboratively in a dynamic, interdisciplinary team., * Collaborate with physicists, electronics engineers, and optical designers to define system requirements and select appropriate FPGA/SoC components along with supporting ICs. * Design and contribute to custom PCB layouts integrating modern FPGA/SoC devices. * Identify critical design challenges affecting PCB layouts to ensure robustness. * Develop synthesizable RTL code using Verilog or VHDL, create test benches, and prepare EDA tool support to meet performance targets. * Lead FPGA board bring-up integration and test activities. Develop test scripts. Compile validation documentation. ## Related Videos - [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips) - [Improving quality with Agentic AI with Rovo Dev and Xray](https://www.wearedevelopers.com/videos/2005-improving-quality-with-agentic-ai-with-rovo-dev-and-xray) - [How a Small Team Shrank a Microsoft Monorepo by 94%](https://www.wearedevelopers.com/videos/1236-how-a-small-team-shrank-a-microsoft-monorepo-by-94) - [Unleashing the Full Potential of the Arm Architecture – Write Once, Deploy Anywhere](https://www.wearedevelopers.com/videos/940-unleashing-the-full-potential-of-the-arm-architecture-write-once-deploy-anywhere) - [Collaboration Quantified: Lessons from Open Source Developer Networks](https://www.wearedevelopers.com/videos/1422-collaboration-quantified-lessons-from-open-source-developer-networks) - [Git for Code Reviews](https://www.wearedevelopers.com/videos/429-git-for-code-reviews) ## Related Articles - [Highest Paying Tech Companies for Developers](https://www.wearedevelopers.com/magazine/220-highest-paying-tech-companies-for-developers) - [How We Built a Worry-Free System That Runs for 10+ Years – And What We’d Do Again](https://www.wearedevelopers.com/magazine/751-how-we-built-a-worry-free-system-that-runs-for-10-years-and-what-we-d-do-again) - [Is Software Engineering Over-Saturated?](https://www.wearedevelopers.com/magazine/418-is-software-engineering-over-saturated) - [How Much FAANG Companies Actually Pay Software Engineers in 2025](https://www.wearedevelopers.com/magazine/230-how-much-faang-companies-actually-pay-software-engineers-in-2025) - [10 Highest Paying Programming Languages 2025](https://www.wearedevelopers.com/magazine/150-10-highest-paying-programming-languages-2025) - [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline)