> Markdown version of [/jobs/ext/2714594-fpga-engineer](https://www.wearedevelopers.com/jobs/ext/2714594-fpga-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # FPGA Engineer - **Company:** Kapta Space Corp. - **Location:** Seattle, WA, United States - **Experience:** Expert - **Contract:** Permanent contract - **Skills:** Code Review, Computer Engineering, Extract Transform Load (ETL), Digital Technology, Embedded Software, Ethernet, Firmware, Field-Programmable Gate Array (FPGA), Signal Processing, Software Engineering, Verification and Validation (Software), Static Timing Analysis, TCP/IP, Universal Asynchronous Receiver/Transmitter, Verilog, VHSIC Hardware Description Language (VHDL), Digital Access Carrier System, Storage Devices, Serial Peripheral Interface, Fpga Hardware, Git, Low Latency, Physical Design, Software Version Control - **Published:** September 4, 2026 - **Apply:** https://startup.jobs/senior-fpga-engineer-kapta-space-9751393 ## About the Role Kapta Space is seeking a Senior FPGA Engineer to lead RTL design and FPGA development for radar operation and algorithm implementation. Kapta Space is seeking FPGA Engineers with experience in mission-critical firmware development that have the drive and experience to complete projects independently and on time., * BS or MS degree in Electrical Engineering, Computer Engineering, or related field * 8+ years of experience in embedded firmware development (ideally for radar applications) * Experience with bring up and verification of RTL-based designs on targeted HW * Experience with low-speed interfaces (I2C, SPI, UART, RS422, etc.) * Comfortable with Git, CI, Code Reviews, and Version Control and organized enough to be productive in a lean startup environment * Experience in RTL design with Verilog/VHDL for satellite applications * Ability to read schematic diagrams * Don't meet them all? Not a problem. Please apply even if you do not meet all these criteria. Bonus if candidates have experience and skills in the following areas: * Experience designing and implementing distributed digital systems * Experience with Clock Domain Crossing and Timing Closure * Experience with AMD Ultrascale+ platforms * Experience with interfaces for high-speed ADC/DACs (JESD204) * Experience implementing signal processing algorithms in RTL * Experience with embedded designs with multiple FPGAs and peripheral interfaces (SPI, UART, GPIO, I2C, Ethernet) * Experience implementing efficient, low latency data movement between FPGAs, processors, storage devices, and networking interfaces * Working knowledge of networking stacks (Ethernet, TCP/IP) * Ability to gain and hold a TS security clearance Concerned you do not meet all the requirements? Not a problem - please apply even if you do not meet all these criteria. ## Description * Assist multi-disciplinary team in creating firmware requirements * Architect, design, and implement software for our Radar Sensor * Work collaboratively with radar algorithm, hardware, software and mechanical engineers to build reliable, embedded firmware for the payload * Evaluate implementation/maintenance, complexity and resource requirements (logic cells, embedded memory, DSP Slices) for control and signal processing routines in RTL. Produce trade-studies to support decision making * Integrate RTL designs onto FPGA/SoC platforms with synthesis, place and route, and timing analysis * Lead verification and validation of FPGA design on prototype and fight hardware * Assist in recruiting, interviewing, and hiring additional teammates to our rapidly growing team ## Related Videos - [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips) - [An Applied Introduction to eBPF with Go](https://www.wearedevelopers.com/videos/1075-an-applied-introduction-to-ebpf-with-go) - [How a Small Team Shrank a Microsoft Monorepo by 94%](https://www.wearedevelopers.com/videos/1236-how-a-small-team-shrank-a-microsoft-monorepo-by-94) - [Tracking vehicles at scale](https://www.wearedevelopers.com/videos/1999-tracking-vehicles-at-scale) - [Turning Container security up to 11 with Capabilities](https://www.wearedevelopers.com/videos/718-turning-container-security-up-to-11-with-capabilities) - [Git for Code Reviews](https://www.wearedevelopers.com/videos/429-git-for-code-reviews) ## Related Articles - [Résumé-Driven Development: How IT trends affect the job market for software developers](https://www.wearedevelopers.com/magazine/59-resume-driven-development-how-it-trends-affect-the-job-market-for-software-developers) - [Is Software Engineering Over-Saturated?](https://www.wearedevelopers.com/magazine/418-is-software-engineering-over-saturated) - [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline) - [How We Built a Worry-Free System That Runs for 10+ Years – And What We’d Do Again](https://www.wearedevelopers.com/magazine/751-how-we-built-a-worry-free-system-that-runs-for-10-years-and-what-we-d-do-again) - [Dev Digest 188: CfP time, the risks of NPM and IKEA algorithms](https://www.wearedevelopers.com/magazine/635-dev-digest-188-cfp-time-the-risks-of-npm-and-ikea-algorithms) - [Dev Digest 134 - Where pixels sing?](https://www.wearedevelopers.com/magazine/477-dev-digest-134-where-pixels-sing)