> Markdown version of [/jobs/ext/2723062-member-of-technical-staff-ai-silicon-digital-design-engineer](https://www.wearedevelopers.com/jobs/ext/2723062-member-of-technical-staff-ai-silicon-digital-design-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # Member of Technical Staff - AI Silicon Digital Design Engineer - **Company:** Ai, Inc - **Location:** United States - **Experience:** Starter - **Contract:** Permanent contract - **Skills:** Artificial Intelligence, Computing Platforms, Artificial Neural Networks, Computer Engineering, Microarchitecture, Software Debugging, Logic Synthesis of Circuits, Electronic Design Automation, Formal Verification, Machine Learning, System on a Chip, SystemVerilog, Verilog, Application Specific Integrated Circuits, Modern Ui, Code Inspection - **Published:** September 4, 2026 - **Apply:** https://startup.jobs/ai-silicon-junior-digital-design-engineer-unconventional-inc-8407701 ## About the Role * Education: B.S. or M.S. in Electrical Engineering, Computer Engineering, or a related field. * Experience: 4+ years of industry experience in digital ASIC/SoC design * Strong Technical Expertise: * Expertise in Verilog RTL coding and digital design fundamentals. * Design Flow Proficiency: * Familiarity with standard EDA tools for simulation, assertions, synthesis, linting, and clock domain crossing (CDC) analysis * Understanding of the full ASIC design flow, from specification to tape-out. * Communication: Excellent written and verbal communication skills, * Experience with design constraints or architectures related to Machine Learning/Neural Network accelerators is a strong plus. * Experience with UVM (Universal Verification Methodology) environments for basic debugging. * Knowledge of formal verification techniques. * Exposure to post-silicon bring-up and lab debugging using logic analyzers or oscilloscopes. * Experience with modern design methods, including generative AI code development platforms. * Experience integrating large analog mixed-signal blocks into larger subsystems. ## Description As a Member of Technical Staff, SOC Design Engineer, you will be a foundational member of our small, multi-disciplinary R&D team. We are looking for accomplished and highly motivated individuals with a strong understanding of SOC design who are excited to tackle the hardest, most ambiguous technical challenges at the intersection of AI, physics, and computer architecture. You will be responsible for driving invention, prototyping, and validation of the core components of our novel computing platform., * SoC Design & Integration: * Contribute to the micro-architecture definition and integration of digital blocks, including CPU, interfaces and memory subsystems. * Assist in the integration of third-party IP into the main SoC fabric. Hands-on RTL Implementation: * Write clean, synthesizable, and high-performance Verilog/SystemVerilog code. * Perform hands-on RTL design for SoC blocks and digital interfaces, focusing on meeting power, performance, and area (PPA) targets. * Implement and debug key digital interfaces to ensure system stability. * Implement advanced techniques for low-power design (clock gating, power domains) Synthesis & Timing: * Perform initial synthesis and formal verification (LEC) to ensure the design is routable and meets frequency targets. * Create block-level timing constraints * Lint & CDC: Run and resolve RTL linting, Clock Domain Crossing (CDC), and Reset Domain Crossing (RDC) checks using industry standard tools. Design Verification (DV) Support: * Participate in the block-level verification plan and help develop a robust verification environment. * Triage and debug simulation failures to ensure functional correctness. External Coordination: * Support created technical interfaces, and assist in the hand-off between internal design and physical implementation teams. ## Related Videos - [Designing for Every Direction: Logical CSS for Global, Adaptive, and Effortlessly Reversible UIs](https://www.wearedevelopers.com/videos/2026-designing-for-every-direction-logical-css-for-global-adaptive-and-effortlessly-reversible-uis) - [Developing an AI.SDK](https://www.wearedevelopers.com/videos/198-developing-an-ai-sdk) - [WeAreDevelopers LIVE - Performance and AI?, Social Media decline, Developer Events and more](https://www.wearedevelopers.com/videos/1340-wearedevelopers-live-performance-and-ai-social-media-decline-developer-events-and-more) - [The New Org Chart: When AI Joins the Workforce](https://www.wearedevelopers.com/videos/100036-the-new-org-chart-when-ai-joins-the-workforce) - [Design Patterns For AI Products in 2026](https://www.wearedevelopers.com/videos/100255-design-patterns-for-ai-products-in-2026) - [WinForms Meets WPF: The Hybrid Path to Modern Desktop Applications](https://www.wearedevelopers.com/videos/2040-winforms-meets-wpf-the-hybrid-path-to-modern-desktop-applications) ## Related Articles - [How to Become an AI Engineer](https://www.wearedevelopers.com/magazine/331-how-to-become-an-ai-engineer) - [What Industries Outside of AI Are Hiring The Most AI Experts?](https://www.wearedevelopers.com/magazine/98-what-industries-outside-of-ai-are-hiring-the-most-ai-experts) - [MLOps And AI Driven Development](https://www.wearedevelopers.com/magazine/82-mlops-and-ai-driven-development) - [Navigating the AI Shift](https://www.wearedevelopers.com/magazine/629-navigating-the-ai-shift) - [Stephan Gillich - Bringing AI Everywhere](https://www.wearedevelopers.com/magazine/489-stephan-gillich-bringing-ai-everywhere) - [Dev Digest 233: Strip AI Watermarks, Hacked Homelabs & Designing with Code](https://www.wearedevelopers.com/magazine/754-dev-digest-233-strip-ai-watermarks-hacked-homelabs-designing-with-code)