> Markdown version of [/jobs/ext/2789631-senior-silicon-design-engineer-data-center-asics](https://www.wearedevelopers.com/jobs/ext/2789631-senior-silicon-design-engineer-data-center-asics). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # Senior Silicon Design Engineer - Data Center ASICs - **Company:** Advanced Micro Devices - **Location:** Penicuik, UK - **Experience:** Expert - **Contract:** Permanent contract - **Skills:** Artificial Intelligence, C++ (Programming Language), Network Congestion, Microarchitecture, Data Centers, Software Debugging, Digital Electronics, Logic Synthesis of Circuits, Perl (Programming Language), Ethernet, Formal Verification, Python (Programming Language), Network Protocols, Productivity Software, Remote Direct Memory Access, Software Requirements Analysis, System on a Chip, SystemVerilog, Tcl (Programming Language), Verilog, VHSIC Hardware Description Language (VHDL), AI Infrastructure, Scripting, Application Specific Integrated Circuits, Data Center Networking, Information Technology, Physical Design - **Published:** September 8, 2026 - **Apply:** https://www.collegerecruiter.com/job/2840694447-senior-silicon-design-engineer--data-center-asics ## About the Role You are an experienced silicon design engineer with a proven track record of delivering complex ASICs or subsystems in high-performance networking or compute environments., * Strong technical leadership and ownership of large design blocks or subsystems * A system-level mindset with the ability to balance architecture, performance, power, and area trade-offs * Confidence in making high-impact technical decisions and influencing cross-functional teams * A collaborative approach, working effectively across geographies and disciplines You are motivated by solving challenging problems in AI-scale networking systems and are passionate about delivering high-quality silicon that directly impacts real-world workloads., * Bachelor's, Master's, or PhD in Electronic Engineering, Computer Science, or a related field, Required * 10+ years of experience in ASIC/SoC design * Strong expertise in Verilog/SystemVerilog (or VHDL) * Proven experience delivering complex digital hardware systems to silicon * Solid understanding of microarchitecture and hardware/software trade-offs * Experience with industry-standard ASIC design, simulation, and synthesis flows * Strong debugging, analytical, and problem-solving skills Preferred * Experience in high-speed networking, data center, or AI infrastructure silicon * Knowledge of networking protocols (e.g., Ethernet, RDMA, congestion control) * Experience with UVM, formal verification, or advanced verification techniques * Proficiency in scripting (Python, TCL, Perl, or C/C++) * Experience with performance modelling or architectural simulation * Familiarity with CPU/GPU architectures or heterogeneous compute systems * Exposure to AI/ML workloads and infrastructure * Experience leveraging AI-assisted design or productivity tools, * Strong communicator with the ability to convey complex technical ideas clearly * Self-motivated with a high degree of ownership and accountability * Comfortable working in a fast-paced, evolving technical environment * Collaborative team player with a growth mindset * Passionate about semiconductor and digital design #LI-CY1 ## Description As a senior member of the design team, you will: * Lead the design and delivery of complex ASIC blocks for data center networking silicon * Contribute to and influence architecture definition and microarchitecture decisions * Translate system requirements into detailed specifications and high-quality RTL implementations * Work closely with verification, physical design, and validation teams to ensure first-silicon success * Drive quality, power, and area optimization across the design * Mentor junior engineers and contribute to engineering best practices * Collaborate across global teams to align on technical direction and execution, AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's "Responsible AI Policy" is available here. ## Related Videos - [The Gashlycrumb Tinies of AI Networking You Must Know (or Languish!)](https://www.wearedevelopers.com/videos/2067-the-gashlycrumb-tinies-of-ai-networking-you-must-know-or-languish) - [The Billion Dollar Machine: First Time Right.](https://www.wearedevelopers.com/videos/393-the-billion-dollar-machine-first-time-right) - [JavaScript? No. Java Scripts! - Scripting with Java](https://www.wearedevelopers.com/videos/2094-javascript-no-java-scripts-scripting-with-java) - [Strange New Worlds: shaping the future of the digital age](https://www.wearedevelopers.com/videos/677-strange-new-worlds-shaping-the-future-of-the-digital-age) - [Docker network without Docker](https://www.wearedevelopers.com/videos/1418-docker-network-without-docker) - [Intermediate Bitcoin Script](https://www.wearedevelopers.com/videos/25-intermediate-bitcoin-script) ## Related Articles - [How to Become an AI Engineer](https://www.wearedevelopers.com/magazine/331-how-to-become-an-ai-engineer) - [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline) - [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers) - [Is Software Engineering Over-Saturated?](https://www.wearedevelopers.com/magazine/418-is-software-engineering-over-saturated) - [AI Eats the Verifiable First](https://www.wearedevelopers.com/magazine/765-ai-eats-the-verifiable-first) - [Stephan Gillich - Bringing AI Everywhere](https://www.wearedevelopers.com/magazine/489-stephan-gillich-bringing-ai-everywhere)