> Markdown version of [/jobs/ext/2848817-senior-system-level-testability-engineer](https://www.wearedevelopers.com/jobs/ext/2848817-senior-system-level-testability-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # Senior System Level Testability Engineer - **Company:** NVIDIA Corporation - **Location:** Santa Clara, CA, United States - **Experience:** Expert - **Salary:** $168,000.0 - $264,500.0 - **Contract:** Permanent contract - **Skills:** Artificial Intelligence, Data Analysis, Bash Shell, Code Coverage, Computer Engineering, Software Debugging, Linux, Logic Synthesis of Circuits, Microprocessors, Firmware, Python (Programming Language), Signal Integrity, Static Timing Analysis, Graphics Processing Unit (GPU), System-level Testing - **Published:** September 11, 2026 - **Apply:** https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-System-Level-Testability-Engineer_JR2025217 ## About the Role We are hiring a Senior System Level Testability Engineer to join our Test, Manufacturability, Reliability & Quality (TMRQ) team. You will define and drive system-level diagnostics, verification, and post-silicon validation for some of the industry's most complex semiconductor chips. You have experience defining SLT production coverage specifications, validating them on silicon, and translating product requirements into effective test coverage. Hands-on lab experience with system-level post-silicon bring-up and debug is required., * Bachelor's or Master's Degree or equivalent in Microelectronics/Electrical/Electronic/Computer Engineering or equivalent experience. * 8+ years of relevant industry experience * Strong EE fundamentals, knowledgeable in digital design, signal integrity, statistics, timing analysis, fault analysis, sampling and computer architecture. * Strong data analysis skills. Prior experience working with volume data is a plus. * Validated hands-on lab experience with silicon bring-up and lab debug. * Good understanding of firmware/driver structures and their interaction with HW. * Problem-solving, debugging, analysis, and logical reasoning skills with examples to prove it * Experience with Python, BASH, Linux Ways to stand out above the crowd: * Exceptional work ethic and up-leveling discussions to solve the real problems * Native use of AI to accelerate production testing and debug workflows * Battle-tested on GPUs, CPUs, AI accelerators, or other large-scale SoCs - you've seen firsthand how complexity at scale reshapes the failure landscape and demands a different level of engineering intuition. * Co-designed or led multi-functional alignment on production methodologies adopted by other teams in an HVM environment. ## Description * Partner with other HW engineering teams such as Silicon design and characterization teams, IO design and validation teams, system feature owners, Production Operations to determine coverage needs and constraints to resolve appropriate test conditions, diagnostic contents for production line screen. * Define requirements to SW and board teams to support and improve test infrastructure, debug knobs and data collection features needed to support manufacturing screens effectively. * Co-design testability scope and coverage enhancements for Nvidia's manufacturing testing with a focus on system-level test * Prototype and fine-tune speed, power, performance, yield, and quality on pre-production silicon. * Co-design , develop, and maintain system-level testing flows and incorporate takeaways from silicon and correlate to design. * Define procedures to facilitate correlation activities between production testing infrastructure and internal diagnostic programs * Support customer facing and quality teams during customer escalations to understand the issue and fix gaps identified in coverage. * Create key performance indicators used to evaluate the effectiveness of the new tests. * Initiate and drive process improvements and preventative actions through root cause analysis. ## Related Videos - [Docker network without Docker](https://www.wearedevelopers.com/videos/1418-docker-network-without-docker) - [Playing Pong on a shoulder press machine](https://www.wearedevelopers.com/videos/100140-playing-pong-on-a-shoulder-press-machine) - [Old tools, new tricks](https://www.wearedevelopers.com/videos/1916-old-tools-new-tricks) - [Coffee with Developers - Stephen Jones - NVIDIA](https://www.wearedevelopers.com/videos/1303-coffee-with-developers-stephen-jones-nvidia) - [MCP doesn’t suck — your agent does](https://www.wearedevelopers.com/videos/100202-mcp-doesn-t-suck-your-agent-does) - [Agent Smith Gets Hardware: Autonomous IoT Hacking From Debug Port to Cloud API](https://www.wearedevelopers.com/videos/100258-agent-smith-gets-hardware-autonomous-iot-hacking-from-debug-port-to-cloud-api) ## Related Articles - [How We Built a Worry-Free System That Runs for 10+ Years – And What We’d Do Again](https://www.wearedevelopers.com/magazine/751-how-we-built-a-worry-free-system-that-runs-for-10-years-and-what-we-d-do-again) - [The 8 Best Code Testing Tools](https://www.wearedevelopers.com/magazine/402-the-8-best-code-testing-tools) - [Best US AI Conferences for CTOs in 2026: Build vs. Buy, Vendor Evaluation, and Peer Intelligence](https://www.wearedevelopers.com/magazine/736-best-us-ai-conferences-for-ctos-in-2026-build-vs-buy-vendor-evaluation-and-peer-intelligence) - [Highest Paying Tech Companies for Developers](https://www.wearedevelopers.com/magazine/220-highest-paying-tech-companies-for-developers) - [Should senior developers refuse interview coding challenges?](https://www.wearedevelopers.com/magazine/29-should-senior-developers-refuse-interview-coding-challenges) - [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline)