> Markdown version of [/jobs/ext/2866309-sr-solutions-engineer-fpga-pcie](https://www.wearedevelopers.com/jobs/ext/2866309-sr-solutions-engineer-fpga-pcie). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # Sr Solutions Engineer-FPGA/PCIe - **Company:** Advanced Micro Devices, Inc. - **Location:** San Jose, CA, United States - **Experience:** Expert - **Salary:** $200,000.0 - **Contract:** Permanent contract - **Skills:** Artificial Intelligence, Computer Engineering, Software Debugging, Logic Synthesis of Circuits, Embedded Software, Emulators, Ethernet, Firmware, Field-Programmable Gate Array (FPGA), Make (Software), Python (Programming Language), PCI Express, Shell Script, SystemVerilog, Systems Integration, Tcl (Programming Language), Verilog, Vivado, Application Specific Integrated Circuits, Hardware Acceleration, Hardware Debugging - **Published:** September 12, 2026 - **Apply:** https://diversityjobs.com/main/sendform/8/8/28176/1/18255084?backUrl=%2Fcareer%2F18255084%2FSr-Solutions-Engineer-Fpga-Pcie-California-San-Jose ## About the Role You are passionate about modern processor architecture, digital design, and system-levelvalidation. You thrive in collaborative environments, communicate effectively across global teams, and bring strong analytical and problem-solving skills. You are eager to learn and tackle complex technical challenges., * Hands-on experience with ASIC/FPGAs * RTL Expertise: Expert inSystemVerilog/Verilog, synchronous design, and timing closure for high-speed logic * Protocols: Knowledge of PCIe, AXI, DDR, and Ethernet. Familiarity with CXL or UAL is highly desirable * Verification: Familiarity with UVM-based verification frameworks and emulation platforms (Palladium, Protium, Zebu) * Validation: Experience in hardware debugging * Tools:Proficiencyin Python,Tcl,Makefiles, and Shell scripting for automation ACADEMIC CREDENTIALS: * Bachelors orMastersdegree in computer engineering/Electrical Engineering ## Description Join our team to architect and develop cutting-edge hardware/software co-design solutions for ASIC/FPGA-based acceleration across a wide range of applications-such as networking, storage, automotive, aerospace, and emerging AI/ML workloads. You will design high-performance hardware acceleration engines and embedded software that orchestrates them, enabling next-generation compute platforms., * Participate in technical role in all phases of the product development cycle from new product exploration, architecture through implementation, prototyping, validation, productization and support including but not limited to architecture, design, and documentation for Ips * Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to bedeveloped * RTL Development: Design, verify, and validate high-performance logic using System Verilog/Verilog. You will focus on the data and control path, implementing deigns for PCIe (Gen 6/7), CXL, UAL, Ethernet, and DDR5/6. * System Level Integration:Utilize thestandard ASIC flows , AMD (Xilinx) Vivado ecosystems to integrate custom IP with other subsystems * Pre-Si Verification:Perform pre-silicon verification and emulation to ensure functional correctness and performance * Post-Si Validation: Lead the "Bring-up" process in the lab. Perform post-silicon validation, debugging complex interactions between the embedded software and hardware fabric, AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's "Responsible AI Policy" is available here. ## Related Videos - [The Gashlycrumb Tinies of AI Networking You Must Know (or Languish!)](https://www.wearedevelopers.com/videos/2067-the-gashlycrumb-tinies-of-ai-networking-you-must-know-or-languish) - [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips) - [Building a hypercar from scratch](https://www.wearedevelopers.com/videos/607-building-a-hypercar-from-scratch) - [The Billion Dollar Machine: First Time Right.](https://www.wearedevelopers.com/videos/393-the-billion-dollar-machine-first-time-right) - [Docker network without Docker](https://www.wearedevelopers.com/videos/1418-docker-network-without-docker) - [Unleashing the Full Potential of the Arm Architecture – Write Once, Deploy Anywhere](https://www.wearedevelopers.com/videos/940-unleashing-the-full-potential-of-the-arm-architecture-write-once-deploy-anywhere) ## Related Articles - [How software is steering vehicle technology](https://www.wearedevelopers.com/magazine/515-how-software-is-steering-vehicle-technology) - [Highest Paying Tech Companies for Developers](https://www.wearedevelopers.com/magazine/220-highest-paying-tech-companies-for-developers) - [Is Software Engineering Over-Saturated?](https://www.wearedevelopers.com/magazine/418-is-software-engineering-over-saturated) - [Software Engineer Career: Things You Should Know](https://www.wearedevelopers.com/magazine/143-software-engineer-career-things-you-should-know) - [Why Attend a Developer Event in 2026?](https://www.wearedevelopers.com/magazine/688-why-attend-a-developer-event-in-2026) - [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline)