> Markdown version of [/jobs/ext/2897807-senior-silicondesign-engineer](https://www.wearedevelopers.com/jobs/ext/2897807-senior-silicondesign-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # Senior SiliconDesign Engineer - **Company:** Microsoft - **Location:** Mountain View, CA, United States - **Experience:** Expert - **Salary:** $119,800.0 - $234,700.0 - **Contract:** Permanent contract - **Skills:** Microsoft Azure, Boolean Algebra, Microsoft Online Services, C Sharp (Programming Language), C++ (Programming Language), Cloud Computing, Computer Engineering, Data Centers, Software Debugging, Logic Synthesis of Circuits, Perl (Programming Language), Firmware, Python (Programming Language), Microsoft Office, Cloud Services, Static Timing Analysis, SystemVerilog, Verilog, VHSIC Hardware Description Language (VHDL), Data Processing, Information Technology, Hardware Acceleration, Hardware Infrastructure, Physical Design - **Published:** September 14, 2026 - **Apply:** https://diversityjobs.com/main/sendform/8/8/28176/1/18290726?backUrl=%2Fcareer%2F18290726%2FSenior-Silicondesign-Engineer-California-Mountain-View ## About the Role * Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience + OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience + OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience + OR equivalent experience. Other Requirements: Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to, the following specialized security screenings: * Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud background check upon hire/transfer and every two years thereafter. * This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations. As a condition of employment, the successful candidate will be requiredto provide either proof of their country of citizenship or proof of their US. residency or other protected status(e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information.To meet this legal requirement, and as a condition of employment, the successful candidate's citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable., * 3+ years experience in digital logic design in SystemVerilog/Verilog/VHDL * 3+ years experience running synthesis/static check tools including RTL synthesis, lint, CDC, RDC, and/or LEC * Proficient expertise in digital design, microarchitecture specification development, and synthesizable RTL implementation. * Ability to read and write code in Python, Perl, C/C++, C#, or related language * Experience developing and optimizing high-speed CMOS designs, including power, performance, and area tradeoff analysis. * Proficient debugging, problem-solving, and cross-functional collaboration skills throughout the IP development lifecycle. * Proficient knowledge of industry-standard interconnect protocols, including AMBA AXI. * Experience with synthesis, floorplanning, static timing analysis, timing closure, and collaboration with physical design teams. * Proficient written and verbal communication skills, with the ability to work independently and collaborate effectively across teams. #SCHIE #CSME #SCIPS ## Description Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft's expanding Cloud Infrastructure and responsible for powering Microsoft's "Intelligent Cloud" mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partnersworldwideand we are looking for engineers to help achieve that mission. The Compute Silicon & Manufacturing Engineering (CSME) organization within SCHIE is responsible for design, development, manufacturing and packaging of Microsoft's state-of-the-art computer chips, notably the Azure Cobalt. Our solutions provide sustainable strategic advantages to Microsoft and enable our customers to achieve more. As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, the Shared and Custom IP & Silicon (SCIPS) team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We are looking for engineers with a dedicated passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure. We are looking for aSenior SiliconDesign Engineerto work on leading edge custom IP development as part of the SCIPS (Semi-Custom and Central IP Silicon) team within CSME (Compute Silicon & Manufacturing Engineering), the team responsible for the Azure Cobalt chips. The candidate should excel at collaborating with other engineers to solve complex technical challenges. Responsibilities The candidate for this position will be expected and able to complete the following responsibilities: * Own development ofcustomIPsRTLfrommicroarchitecture to RTL implementation, verification, and post-silicon validation. * Collaborate with architecture, SoC, firmware, verification, and physical design teams to deliver high-quality IP solutions. * Develop high-performance, power-efficient RTL designs and drive PPA optimization across the design lifecycle. * Lead design signoff activities including CDC, RDC, LINT, synthesis, STA, and timing closure. * Design leading edge hardware algorithmsto provide hardware acceleration of key data processing operations. * Drive pre-silicon and post-silicon debug, silicon bring-up, and root-cause analysis of complex system issues. * Mentor engineers and champion design excellence through reviews, automation, and continuousmethodologyimprovements. ## Related Videos - [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips) - [The Sustainability Race: AI's Promises, Pitfalls and Potential](https://www.wearedevelopers.com/videos/100155-the-sustainability-race-ai-s-promises-pitfalls-and-potential) - [Playing Pong on a shoulder press machine](https://www.wearedevelopers.com/videos/100140-playing-pong-on-a-shoulder-press-machine) - [Strange New Worlds: shaping the future of the digital age](https://www.wearedevelopers.com/videos/677-strange-new-worlds-shaping-the-future-of-the-digital-age) - [Building the Nervous System of AI - Michael Kagan (NVIDIA)](https://www.wearedevelopers.com/videos/2133-building-the-nervous-system-of-ai-michael-kagan-nvidia) - [Agent Smith Gets Hardware: Autonomous IoT Hacking From Debug Port to Cloud API](https://www.wearedevelopers.com/videos/100258-agent-smith-gets-hardware-autonomous-iot-hacking-from-debug-port-to-cloud-api) ## Related Articles - [What Are The Top Skills Required For Azure Developers?](https://www.wearedevelopers.com/magazine/77-what-are-the-top-skills-required-for-azure-developers) - [Top-Paying Tech Jobs (with Salaries)](https://www.wearedevelopers.com/magazine/372-top-paying-tech-jobs-with-salaries) - [Is Software Engineering Over-Saturated?](https://www.wearedevelopers.com/magazine/418-is-software-engineering-over-saturated) - [The 12 Best Jobs for Software Engineers](https://www.wearedevelopers.com/magazine/401-the-12-best-jobs-for-software-engineers) - [What’s the Difference between a Junior, Mid, and Senior Developer?](https://www.wearedevelopers.com/magazine/238-what-s-the-difference-between-a-junior-mid-and-senior-developer) - [The Most Popular IT Jobs on the Market](https://www.wearedevelopers.com/magazine/376-the-most-popular-it-jobs-on-the-market)