> Markdown version of [/jobs/ext/2900590-deployment-architect](https://www.wearedevelopers.com/jobs/ext/2900590-deployment-architect). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # Deployment Architect - **Company:** Openchip & Software Technologies - **Location:** Barcelona, Spain - **Contract:** Permanent contract - **Skills:** Artificial Intelligence, Configuration Management, Computer Engineering, Microarchitecture, Software Debugging, Firmware, Field-Programmable Gate Array (FPGA), Hardware Design, Hardware Security Module, High-Level Architecture, Joint Test Action (IEEE Standards), PCI Express, Software Engineering, Product Software Implementation Methods, System on a Chip, Systems Integration, Virtualization Technology, Data Logging, Network Switches, Scripting, Application Specific Integrated Circuits, Software Security, Vlsi Design, Physical Design - **Published:** September 14, 2026 - **Apply:** https://www.buscojobs.com.es/deployment-architect-en-barcelona-ID-370946317 ## About the Role Bachelor's/Master's/PhD in Electrical Engineering, Computer Engineering or related field; 10+ years of solid experience in IP/SoC architecture and design for ASIC or FPGA. Familiarity with serviceability features such as logging, telemetry, and predictive failure analysis. Experience with architecture trade-offs and design methodologies for optimal performance power area cost (PPAC) in advanced technologies. Proficiency in performance modelling, simulation frameworks and scripting. Strong knowledge and industry expertise in multiple aspects of SoC architecture definition such as Clocks, Resets, Power-Sequencing, Power Management, Interrupts, Interconnects, Boot, Virtualization, Security, System Performance, IO technologies, Platform integration. General knowledge of SoC implementation standards, interconnect (AMBA, AXI, CHI) and interfaces (PCIe, UCIe, I2C, I3C, SPI, JTAG). General knowledge of Advanced packaging (2.5D, 3D, SiP, CoWoS) and chiplets. Enjoy a hybrid work environment. ## Description Join to apply for the RAS Hardware Architect role at OPENCHIP & SOFTWARE TECHNOLOGIES The SoC Architecture team is responsible for defining high-performance and power efficient System-on-Chip hardware architecture.The team identifies Hardware Requirements, defines the overall SoC system and delivers High-level Architecture Specification (HAS) integrating multiple processing units, memory, interconnects, accelerators, interfaces and peripherals to achieve optimal Power, Performance, Area and Cost (PPAC) efficiency.The team is also responsible for overall aspects of security, debug, production test and device packaging and for defining and maintaining Configuration Management processes for scalable and configurable architectures.The team works closely with Product, Technology, Software and AI, and Hardware Engineering Teams for Design Implementation and Verification.The ideal candidate should have strong knowledge of hardware architectures, VLSI design, and successful industry experience with deployment of IPs in large SoC while working in a collaborative environment.This is a Hardware Architecture role that emphasizes a strong focus on defining and integrating Reliability, Availability and Serviceability (RAS) requirements and features for a resilient Hardware Architecture.This role requires proactive collaboration with security experts and teams involved in Hardware Implementation, Software, System, and Product security.You will be responsible for all aspects of Hardware Security, throughout the Concept, Definition, and Specification of Hardware Architecture.Work hand in hand with the product architects making sure hardware architecture meets the product goals.Define RAS strategies, support the architecture of RAS features and the intersection of RAS with all aspects of Hardware Design and Software implementation.Development of hardware architecture models and simulations that include RAS metrics (e.g. Failure in Time for permanent and transient errors and Architecture Vulnerability Factor (AVF)).Evaluation of architectural and micro-architecture options including different levels of protection and protection mechanisms (e.g. Error Correction Code, parity, redundancy) and the impacts in Power Performance, Area and Cost (PPAC).Conduct system-level modelling and analysis to optimise for power, performance, area and cost.Work with Software and Firmware teams for efficient and optimal system codesign.Perform hard and soft IP identification, analysis and selection.Lead architecture definition, reviews and provide technical guidance.Work with peer micro architects across the organization aligning product and architecture definition.Collaborate with design implementation, verification, physical design, software and firmware teams for development and design convergence.Support SoC execution across project milestones working with all crossfunctional teams to identify and drive complex dependencies resolution.Bachelor's/Master's/PhD in Electrical Engineering, Computer Engineering or related field; 10+ years of solid experience in IP/SoC architecture and design for ASIC or FPGA.Familiarity with serviceability features such as logging, telemetry, and predictive failure analysis.Experience with architecture trade-offs and design methodologies for optimal performance power area cost (PPAC) in advanced technologies.Proficiency in performance modelling, simulation frameworks and scripting.Strong knowledge and industry expertise in multiple aspects of SoC architecture definition such as Clocks, Resets, Power-Sequencing, Power Management, Interrupts, Interconnects, Boot, Virtualization, Security, System Performance, IO technologies, Platform integration.General knowledge of SoC implementation standards, interconnect (AMBA, AXI, CHI) and interfaces (PCIe, UCIe, I2C, I3C, SPI, JTAG).General knowledge of Advanced packaging (2.5D, 3D, SiP, CoWoS) and chiplets.Enjoy a hybrid work environment.We can offer a competitive compensation package in a flexible work schema that will help you to keep a balance between your personal and professional life.At Openchip & Software Technologies S.L., Mid-Senior level Full-time Industries: Software Development Referrals increase your chances of interviewing at OPENCHIP & SOFTWARE TECHNOLOGIES by 2x ## Related Videos - [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips) - [JavaScript? No. Java Scripts! - Scripting with Java](https://www.wearedevelopers.com/videos/2094-javascript-no-java-scripts-scripting-with-java) - [Playing Pong on a shoulder press machine](https://www.wearedevelopers.com/videos/100140-playing-pong-on-a-shoulder-press-machine) - [Unleashing the Full Potential of the Arm Architecture – Write Once, Deploy Anywhere](https://www.wearedevelopers.com/videos/940-unleashing-the-full-potential-of-the-arm-architecture-write-once-deploy-anywhere) - [Intermediate Bitcoin Script](https://www.wearedevelopers.com/videos/25-intermediate-bitcoin-script) - [Agent Smith Gets Hardware: Autonomous IoT Hacking From Debug Port to Cloud API](https://www.wearedevelopers.com/videos/100258-agent-smith-gets-hardware-autonomous-iot-hacking-from-debug-port-to-cloud-api) ## Related Articles - [How We Built a Worry-Free System That Runs for 10+ Years – And What We’d Do Again](https://www.wearedevelopers.com/magazine/751-how-we-built-a-worry-free-system-that-runs-for-10-years-and-what-we-d-do-again) - [How software is steering vehicle technology](https://www.wearedevelopers.com/magazine/515-how-software-is-steering-vehicle-technology) - [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers) - [Why Event-Driven Architecture Isn’t About Speed (and When You Actually Need It)](https://www.wearedevelopers.com/magazine/745-why-event-driven-architecture-isn-t-about-speed-and-when-you-actually-need-it) - [Is Software Engineering Over-Saturated?](https://www.wearedevelopers.com/magazine/418-is-software-engineering-over-saturated) - [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline)