> Markdown version of [/jobs/ext/2922232-rtl-design-engineer](https://www.wearedevelopers.com/jobs/ext/2922232-rtl-design-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# RTL Design Engineer

- **Company:** Marici Solutions
- **Location:** Dallas, TX, United States
- **Experience:** Expert
- **Contract:** Permanent contract
- **Skills:** Adobe InDesign, Agile Methodology, Very-Large-Scale Integration, Software Debugging, Logic Synthesis of Circuits, Perl (Programming Language), Formal Verification, Python (Programming Language), Cadence Virtuoso, Shell Script, Software Requirements Analysis, SystemVerilog, Tcl (Programming Language), Universal Asynchronous Receiver/Transmitter, Verilog, Data Processing, State Machines, Front End Software Development, Physical Design
- **Published:** September 15, 2026
- **Apply:** https://www.dice.com/job-detail/3fe586b0-beba-49fd-a98d-4a3c402430b5

## About the Role

B.Tech/M.Tech in Electronics, Electrical Engineering, VLSI, or a related discipline
5+ years of experience in Digital IC Design with strong expertise in RTL design, verification, synthesis, and silicon debug
Strong proficiency in Verilog/SystemVerilog and digital design methodologies
Proven experience in designing complex state machines, control logic, data-processing modules, and mixed-signal interfaces
Hands-on experience with UVM-based verification and industry-standard serial interfaces such as I C, I3C, SPI, and UART
Expertise in low-power design techniques, PPA optimization, CDC/RDC analysis, Lint, Formal Verification, and LEC flows
Strong understanding of STA, synthesis, and implementation-aware design methodologies
Proficiency in Python, Tcl, Perl, or Shell scripting
Experience with Xcelium, Genus, SpyGlass, OneSpin/JasperGold, and familiarity with Innovus, PrimeTime/Tempus, and DFT flows
Experience with ARM-based SoCs and AMBA protocols (AXI/AHB/APB) is a strong advantage
Familiarity with Cadence Virtuoso and mixed-signal design environments is a plus
Required Personal Skills

Strong technical leadership, analytical, and problem-solving abilities
Excellent communication, presentation, and customer engagement skills
Self-motivated, agile, results-oriented, and capable of driving projects independently
Effective mentor and collaborative team player
Ability to influence cross-functional teams and deliver in fast-paced environments
Passion for sensor, imaging, and mixed-signal semiconductor technologies
Fluent in written and spoken English

## Description

Lead the architecture, design, integration, and silicon realization of complex digital and mixed-signal subsystems from specification through production
Translate customer and system requirements into optimized RTL architectures and high-quality Verilog/SystemVerilog implementations meeting PPA targets
Drive design quality and signoff through Lint, CDC/RDC, Formal Verification, LEC, synthesis, and timing validation
Collaborate with system, analog, verification, and physical design teams to define specifications and ensure successful product execution
Develop digital control and interface logic for ADCs, analog front-end, power management, sensors, and other mixed-signal IPs
Lead silicon bring-up, debug, root-cause analysis, and design-to-silicon correlation to achieve first-pass silicon success
Serve as a key customer-facing technical lead, presenting architecture, design reviews, and quality metrics, while driving resolution of technical issues
Prepare technical proposals, effort estimates, PPA projections, specifications, and design documentation
Provide technical leadership and drive continuous improvement in design methodologies and best practices
Who we are looking for
Required Education and Experience


## Related Videos

- [MCP doesn’t suck — your agent does](https://www.wearedevelopers.com/videos/100202-mcp-doesn-t-suck-your-agent-does)
- [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips)
- [Reusing apps between teams and environments through Containers](https://www.wearedevelopers.com/videos/107-reusing-apps-between-teams-and-environments-through-containers)
- [The Billion Dollar Machine: First Time Right.](https://www.wearedevelopers.com/videos/393-the-billion-dollar-machine-first-time-right)
- [Agile work at CARIAD – Creating a customer web application for controlling the vehicle ](https://www.wearedevelopers.com/videos/200-agile-work-at-cariad-creating-a-customer-web-application-for-controlling-the-vehicle)
- [A Practitioners Guide to GitOps - Introduction, Principles and Implementation](https://www.wearedevelopers.com/videos/372-a-practitioners-guide-to-gitops-introduction-principles-and-implementation)

## Related Articles

- [Résumé-Driven Development: How IT trends affect the job market for software developers](https://www.wearedevelopers.com/magazine/59-resume-driven-development-how-it-trends-affect-the-job-market-for-software-developers)
- [How We Built a Worry-Free System That Runs for 10+ Years – And What We’d Do Again](https://www.wearedevelopers.com/magazine/751-how-we-built-a-worry-free-system-that-runs-for-10-years-and-what-we-d-do-again)
- [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline)
- [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers)
- [What is Software Engineering?](https://www.wearedevelopers.com/magazine/289-what-is-software-engineering)
- [Are design and development really just the same thing?](https://www.wearedevelopers.com/magazine/520-are-design-and-development-really-just-the-same-thing)