> Markdown version of [/jobs/ext/2944833-asic-fpga-verification-engineer-sr-stf-e5](https://www.wearedevelopers.com/jobs/ext/2944833-asic-fpga-verification-engineer-sr-stf-e5). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# ASIC & FPGA Verification Engineer Sr Stf - E5

- **Company:** Lockheed Martin
- **Location:** Denver, CO, United States
- **Experience:** Expert
- **Salary:** $185,400.0 - $344,400.0
- **Contract:** Permanent contract
- **Skills:** Artificial Intelligence, JIRA, Linux, Perl (Programming Language), Field-Programmable Gate Array (FPGA), Hardware Description Language, Python (Programming Language), Microsoft Project, SystemVerilog, Tcl (Programming Language), Verilog, VHSIC Hardware Description Language (VHDL), Scripting, Application Specific Integrated Circuits, Fpga Hardware
- **Published:** September 16, 2026
- **Apply:** https://www.jobmonkeyjobs.com/career/28021856/Asic-Fpga-Verification-Engineer-Sr-Stf-E5-Colorado-Denver-1301

## About the Role

* Bachelor of Science or higher from an accredited college in Electrical Engineering or related discipline, or equivalent experience/combined education.
 * Experience in the verification of FPGA and/or ASIC devices.
 * HDL programming experience with VHDL, Verilog, and/or SystemVerilog.
 * Willing and able to obtain and maintain a DoD Secret clearance, thus US Citizenship is required for this position.

Desired Skills

 * Masters or PhD highly preferred.
 * Experience in ASIC / FPGA life cycle (architecture, design, simulation, verification, validation, integration & test).
 * FPGA/ASIC design experience is a plus.
 * Experienced in scripting such as Perl, TCL, Python.
 * Experience developing test cases based off given requirements.
 * Experience building test benches for FPGA / ASIC designs to provide randomized stimulus.
 * Experience identifying and implementing necessary test exclusions.
 * Experience generating coverage reports (code and functional)
 * Experience or knowledge of MS Project, JIRA.
 * Experience leading projects of multiple engineers, managing schedules. prioritizing work and actively communicating with internal or external stakeholders.
 * Knowledge of space-grade/qualified FPGAs and ASICs.
 * Experience with Earned Value Management System (EVMS).
 * Experience mentoring junior engineers.
 * Proficient in AI prompting as it applies to this position and practice.

## Description

Please join us as an ASIC & FPGA Verification Engineer, where you will be working within the central ASIC & FPGA Engineering division for Lockheed Martin Space. You will have the opportunity to support over 50 different programs and research and development (R&D) efforts. Your work will affect technology across military space, civil space, commercial space, missiles, missile defense platforms, satellite surveillance platforms, deep space exploration, and manned flight missions.

IN THIS ROLE, YOU WILL:

 * Work with low SWaP, radiation hardened, space rated devices.
 * Devise a unique verification plan for a given design.
 * Use SystemVerilog and Universal Verification Methodology (UVM) to verify a design in a Linux-based high-performance computing environment.
 * Develop requirements, test cases, build test benches, generate reports, and document verification results.
 * Work with an independent design team to document and resolve bugs found in the design.
 * Support all aspects of ASIC and FPGA development, to include architecture, design, and analysis.
 * Support technical reviews, and be able to present to internal and external stakeholders.