> Markdown version of [/jobs/ext/2970667-senior-design-engineer](https://www.wearedevelopers.com/jobs/ext/2970667-senior-design-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # Senior Design Engineer - **Company:** AccelerComm Ltd - **Location:** Cambridge, UK - **Experience:** Expert - **Contract:** Permanent contract - **Skills:** C++ (Programming Language), Microarchitecture, Digital Arts, Electronic Design Automation, Field-Programmable Gate Array (FPGA), Python (Programming Language), Signal Processing, Static Timing Analysis, Systems Architecture, SystemC, SystemVerilog, Systems Integration, Verilog, Scripting, Application Specific Integrated Circuits, Fpga Hardware, Backend, Hardware Acceleration - **Published:** September 18, 2026 - **Apply:** https://accelercomm.pinpointhq.com/jobs/580853 ## About the Role Expert knowledge of an RTL language (Verilog, SystemVerilog) for complex ASIC/FPGA products * A strong skillset in delivering digital designs in the ASIC and FPGA industry * Optimisation of timing and hardware resources for high throughput data or signal processing applications. Experience in power management techniques, synthesis and timing analysis * Track record in collaborating across teams to produce integrated solutions * Experience in technical documentation writing - design specifications, user guides, verification plans * Expert user of EDA tools for simulation and synthesis Desirable: * Knowledge of communications signal processing algorithms (such as error correction, equalisation, channel estimation, beamforming) * Familiarity with the AMBA bus protocols * Understanding of UVM verification techniques or practical experience using UVM for IP verification * Experience using C++/SystemC for design modelling and integration * Experience with high speed interfaces such as PCI-E or JESD * Knowledge of a scripting language, such as Python * Knowledge and appreciation of project methodologies across the design lifecycle, including agile and waterfall, requirement capture and traceability * Experience with AMD FPGAs and the associated design tools or with any EDA's ASIC backend tools ## Description Senior Design Engineer Department: Hardware Employment Type: Full Time Location: Cambridge Reporting To: Tom Hollis Description We are looking for multiple Senior Design Engineers who will work on revolutionary technology that is at the leading edge of non-terrestrial communications, a 5G base station to be deployed on board satellites. This technology will underpin the next generation of mobile standards, giving complete coverage to the entire globe. AccelerComm develops the baseband signal processing technology, using hardware acceleration to generate world-leading error resilience, capacity and power efficiency. You will work on the latest generation space-qualified devices, delivering standalone IP and integrated IP solutions. This is a Cambridge based role; please also take a look at our vacancies in Southampton and Bristol. Key Responsibilities * Work closely with the Algorithm and System Architecture teams to understand requirements and translate them into mirco-architectures for RTL implementations * Implement designs targeting both FPGA and ASIC using industry standard techniques, including the creation of appropriate testbenches * Deploy your designs onto the latest FPGA development platforms for validation and system integration * Actively engage with and adhere to AccelerComm engineering methodology, processes and design techniques, being able to offer improvements to efficiency and quality for both the design flow and the final product * Collaborate with colleagues across the whole design flow: micro-architecture, design, verification, physical implementation and optimisation for ASIC and FPGA Skills, Knowledge & Expertise Essential: Expert knowledge of an RTL language (Verilog, SystemVerilog) for complex ASIC/FPGA products * A strong skillset in delivering digital designs in the ASIC and FPGA industry * Optimisation of timing and hardware resources for high throughput data or signal processing applications. Experience in power management techniques, synthesis and timing analysis * Track record in collaborating across teams to produce integrated solutions * Experience in technical documentation writing - design specifications, user guides, verification plans * Expert user of EDA tools for simulation and synthesis Desirable: * Knowledge of communications signal processing algorithms (such as error correction, equalisation, channel estimation, beamforming) * Familiarity with the AMBA bus protocols * Understanding of UVM verification techniques or practical experience using UVM for IP verification * Experience using C++/SystemC for design modelling and integration * Experience with high speed interfaces such as PCI-E or JESD * Knowledge of a scripting language, such as Python * Knowledge and appreciation of project methodologies across the design lifecycle, including agile and waterfall, requirement capture and traceability * Experience with AMD FPGAs and the associated design tools or with any EDA's ASIC backend tools Job Benefits We pay competitive salaries which depend on skills and experience. We offer a bonus scheme which pays up to 20% of salary annually, depending on performance. This is in addition to EMI share options, issued periodically. We offer a range of good quality company benefits including pension and private health insurance. We operate flexible working hours and offer hybrid working. ## Related Videos - [Developing the Backend with Stefan Lingler, CTO at Shpock](https://www.wearedevelopers.com/videos/100360-developing-the-backend-with-stefan-lingler-cto-at-shpock) - [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips) - [Nest.js - TypeScript in the backend can also be clean](https://www.wearedevelopers.com/videos/1033-nest-js-typescript-in-the-backend-can-also-be-clean) - [Strange New Worlds: shaping the future of the digital age](https://www.wearedevelopers.com/videos/677-strange-new-worlds-shaping-the-future-of-the-digital-age) - [Building a hypercar from scratch](https://www.wearedevelopers.com/videos/607-building-a-hypercar-from-scratch) - [Meet Your New BFF: Backend to Frontend without the Duct Tape](https://www.wearedevelopers.com/videos/682-meet-your-new-bff-backend-to-frontend-without-the-duct-tape) ## Related Articles - [How software is steering vehicle technology](https://www.wearedevelopers.com/magazine/515-how-software-is-steering-vehicle-technology) - [Is Software Engineering Over-Saturated?](https://www.wearedevelopers.com/magazine/418-is-software-engineering-over-saturated) - [Where To Find Software Engineering Jobs](https://www.wearedevelopers.com/magazine/396-where-to-find-software-engineering-jobs) - [Software Engineer Salary London](https://www.wearedevelopers.com/magazine/252-software-engineer-salary-london) - [Software Developer Salary in Austria [2023]](https://www.wearedevelopers.com/magazine/213-software-developer-salary-in-austria-2023) - [7 Important Tips That Every Software Developer Should Know](https://www.wearedevelopers.com/magazine/101-7-important-tips-that-every-software-developer-should-know)