> Markdown version of [/jobs/ext/3009818-digital-design-engineer-rtl](https://www.wearedevelopers.com/jobs/ext/3009818-digital-design-engineer-rtl). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Digital Design Engineer (RTL)

- **Company:** Talent 101 Inc
- **Location:** Dallas, TX, United States
- **Experience:** Expert
- **Contract:** Permanent contract
- **Skills:** Adobe InDesign, Software Debugging, Desktop Publishing, Logic Synthesis of Circuits, Perl (Programming Language), Ethernet, Firmware, Python (Programming Language), PCI Express, Specman, Static Timing Analysis, SystemVerilog, Systems Integration, Tcl (Programming Language), USB, Verilog, IEEE 802.3, Scripting, Physical Design, Data Pipelines
- **Published:** September 20, 2026
- **Apply:** https://www.thejobnetwork.com/job/01fd0c44-9029-42bd-8357-38402c0fbc1f/digital-design-engineer-rtl

## About the Role

* 7+ years Digital Design experience of complex high speed IO sockets
 * Solid foundation in digital logic design, computer architecture, and communication systems.
 * Proficiency in Verilog (and optionally SystemVerilog) for synthesizable RTL design.
 * Experience in custom IP development and modification of Synopsys DesignWare IPs, including configuration, integration, and optimization.
 * Familiarity with IP-XACT, IP packaging standards, and SoC integration flows
 * Strong understanding of high-speed interface protocols such as PCIe, USB, DDR, and Ethernet (e.g., IEEE 802.3, 10G/25G/100G).
 * Experience with clock domain crossing, latency optimization, and data path design for high-throughput applications.
 * Knowledge of MAC/PHY architecture, flow control, and packet processing pipelines. Clock Domain Crossing and high speed IO experience
 * Exposure to automotive or safety-critical design flows (e.g., ISO 26262) or networking standards (e.g., TSN, AVB).
 * Hands-on experience with synthesis tools (Synopsys Design Compiler), timing analysis (PrimeTime), and lint/formal tools (SpyGlass, Conformal).
 * Familiarity with simulation environments and collaboration with verification teams using UVM-based testbenches.
 * Understanding of DFT, low-power design techniques, and area/power trade-offs.
 * Effective communication skills for cross-functional collaboration with verification, physical design, firmware, and system teams.
 * Ability to document design specifications, interface definitions, and configuration guides clearly and concisely.
 * Experience participating in design reviews, architecture discussions, and tape-out planning.

## Description

· Architect and implement synthesizable RTL in Verilog for high-speed I/O subsystems and high speed Ethernet MAC/PHY blocks.

· Develop custom IP blocks and modify existing Synopsys DesignWare IPs to meet performance, area, and power targets.

· Ensure RTL adheres to design specifications, protocol standards (e.g., IEEE 802.3), and integration requirements.

· Integrate third-party IPs (e.g., Synopsys USB, PCIe, Ethernet) into SoC environments, customizing interfaces and configuration parameters.

· Collaborate with system architects to align IP functionality with broader system-level goals.

· Resolve compatibility issues across clock domains, reset strategies, and bus protocols (e.g., AXI, AHB).

· Translate high-level architectural requirements into detailed microarchitecture specs.

· VFS in for converter IC's DC-DC Op-Amp. Buck, Boost etc.

· Define Datapath, control logic, and FSMs for high-throughput, low-latency designs.

· Document design intent, interface definitions, and configuration registers.

· Work closely with verification teams to define test plans, support UVM testbench development, and debug RTL issues.

· Collaborate with physical design teams to support synthesis, floor planning, and timing closure.

· Participate in timing analysis, linting, and formal checks to ensure design robustness.

· Analyze and optimize RTL for timing, area, and power using Synopsys tools (Design Compiler, PrimeTime).

· Implement pipelining, clock gating, and resource sharing techniques to meet stringent performance goals.

· Support post-silicon validation and correlate lab measurements with pre-silicon simulations.

· Maintain version-controlled RTL repositories and follow structured design handoff procedures.

· Use scripting (Python, Tcl, Perl) to automate design tasks, IP configuration, and build flows.

· Contribute to continuous improvement of design methodologies and internal IP libraries.

· Interface with firmware, AMS, and system integration teams to ensure seamless end-to-end functionality.

· Participate in design reviews, spec discussions, and bring-up planning for tape-out and silicon validation.

· Provide technical guidance and mentorship to junior engineers on RTL best practices and IP reuse strategies.


## Related Videos

- [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips)
- [Prototyping with Hardware and the Web](https://www.wearedevelopers.com/videos/651-prototyping-with-hardware-and-the-web)
- [The Billion Dollar Machine: First Time Right.](https://www.wearedevelopers.com/videos/393-the-billion-dollar-machine-first-time-right)
- [Project Fugu: Extending the web](https://www.wearedevelopers.com/videos/832-project-fugu-extending-the-web)
- [Strange New Worlds: shaping the future of the digital age](https://www.wearedevelopers.com/videos/677-strange-new-worlds-shaping-the-future-of-the-digital-age)
- [Possibilities with Web Capabilities](https://www.wearedevelopers.com/videos/1575-possibilities-with-web-capabilities)

## Related Articles

- [Résumé-Driven Development: How IT trends affect the job market for software developers](https://www.wearedevelopers.com/magazine/59-resume-driven-development-how-it-trends-affect-the-job-market-for-software-developers)
- [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline)
- [Is Software Engineering Over-Saturated?](https://www.wearedevelopers.com/magazine/418-is-software-engineering-over-saturated)
- [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers)
- [How We Built a Worry-Free System That Runs for 10+ Years – And What We’d Do Again](https://www.wearedevelopers.com/magazine/751-how-we-built-a-worry-free-system-that-runs-for-10-years-and-what-we-d-do-again)
- [Dev Digest 230: Secure Agent Sandboxes, $100m OSS & Tricking Claude](https://www.wearedevelopers.com/magazine/744-dev-digest-230-secure-agent-sandboxes-100m-oss-tricking-claude)