> Markdown version of [/jobs/ext/3021485-senior-digital-design-engineer](https://www.wearedevelopers.com/jobs/ext/3021485-senior-digital-design-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Senior Digital Design Engineer

- **Company:** Mintneuro
- **Location:** London, UK (Remote available)
- **Experience:** Expert
- **Contract:** Permanent contract
- **Skills:** Adobe InDesign, Computer Engineering, Digital Architecture, Logic Synthesis of Circuits, Fault Tolerance, Firmware, Failure Mode Effects Analysis, Field-Programmable Gate Array (FPGA), Serial Communications, Static Timing Analysis, SystemVerilog, Verilog, Application Specific Integrated Circuits, Safety Critical Systems, State Machines, Hardware Testing, Backend, Code Inspection, Front End Software Development
- **Published:** September 21, 2026
- **Apply:** https://www.apply4u.co.uk/jobs/senior-digital-design-engineer/47727346

## About the Role

Mon-Fri, 37.5 hours per week. 50% hybrid MintNeuro is an innovative startup at the intersection of neurotechnology and semiconductors. We are pioneering integrated circuit solutions for implantable medical devices targeting the management and treatment of neurological conditions. Role As a Senior Digital Design Engineer at MintNeuro, you will lead and take ownership of the front-end digital design and verification for our next-generation mixed-signal ASICs ("Big A, Little D"). In our implantable neural interfaces, the digital subsystem plays a vital role in orchestrating, controlling, and monitoring ultra-low-power analog frontends, stimulation engines, and telemetry. We are seeking an engineer who excels at writing clean, synthesizable Verilog/SystemVerilog and developing robust verification environments. You will play a key hands-on role in taking digital architectures from concept and specification through RTL implementation, front-end verification, synthesis handoff, and lab bring-up
in a collaborative, fast-paced R&D team. Duties and Responsibilities A. Digital Architecture and RTL Development Lead the architecture, specification, and implementation of digital control, telemetry/serial communication, and power sequencing for mixed-signal ASICs. Develop clean, maintainable, and synthesizable Verilog/SystemVerilog RTL with a strong focus on safe, ultra low-power operation. Collaborate closely with analog IC designers to define mixed-signal boundaries, control register maps, clock generation, and analog calibration/trim routines. B. Verification, Safety and Quality Assurance Define verification strategies and build self-checking testbenches (SystemVerilog) at block and system level to ensure thorough functional coverage. Implement functional safety and fault-tolerant mechanisms (e.g. state machine protection, parity/CRC, watchdogs, reset monitoring) for safety-critical product reliability. Perform front-end RTL quality checks including linting, clock/reset-domain
crossing (CDC/RDC) analysis, and static timing review. Support product risk-management activities (hazard analysis, FMEA/FMEDA) and participate in design reviews for high-reliability systems. C. Silicon Bring-up and Backend Collaboration Collaborate with the multidisciplinary team during silicon bring-up, bench testing, and validation across digital and analog interfaces. Support front-end synthesis, timing constraints (SDC), and STA closure-utilising in-house backend tools/scripts and/or coordinating with external backend partners. Support pre-silicon validation and hardware emulation using FPGAs where beneficial. D. Documentation and Team Collaboration Produce clear architecture specifications, register map documentation, verification plans, and technical review records. Work closely with the wider engineering team spanning analog design, system hardware, and software/firmware integration. Qualifications A degree, or equivalent practical experience, in Electrical/Electronic Engineering,
Computer Engineering, or a related discipline. Strong track record in front-end digital ASIC design and synthesis using Verilog or SystemVerilog. Demonstrated experience in digital verification, including developing structured, self-checking testbenches, assertions, and coverage analysis. Familiarity with front-end design quality flows: linting, clock-domain crossing (CDC) analysis, and timing constraints/STA. Ability to take technical ownership of the digital subsystem and drive designs through to tape-out. Strong collaborative and communication skills, with the motivation to thrive in an agile, fast-paced startup environment. Greatly Beneficial Safety-Critical Design: Experience designing for safety-critical systems or high-reliability applications-especially under standards such as ISO 26262 (automotive), IEC 61508 (industrial), or medical device standards (ISO 13485 / IEC 60601 / IEC 62304). Mixed-Signal Integration, Practical experience with mixed-signal interfaces, register