> Markdown version of [/jobs/ext/3039285-engineer-ii-digital-asic-design](https://www.wearedevelopers.com/jobs/ext/3039285-engineer-ii-digital-asic-design). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # Engineer II - Digital ASIC Design - **Company:** Microchip Technology Incorporated - **Location:** San Jose, CA, United States - **Experience:** Experienced - **Salary:** $70,304.0 - $143,000.0 - **Contract:** Permanent contract - **Skills:** Microarchitecture, Logic Synthesis of Circuits, Formal Verification, Field-Programmable Gate Array (FPGA), SystemVerilog, IEEE 802.3, Application Specific Integrated Circuits, Front End Software Development, Physical Design - **Published:** September 23, 2026 - **Apply:** https://wd5.myworkdaysite.com/recruiting/microchiphr/External/job/CA---San-Jose---Fortune-Dr-Micrel-RD/Engineer-II---Digital-ASIC-Design_R4031-26-1 ## About the Role * 2.5 - 5 years of proven experience in ASIC or FPGA digital design. * BS degree in Electrical Engineering * Proficiency in System Verilog and a deep understanding of synchronous/asynchronous design techniques. * Experience with the full Cadence/Synopsys front-end EDA flow (e.g., VCS, SpyGlass, Design Compiler, PrimeTime). * Familiarity with PHY or Serdes protocols, knowledge of IEEE 802.3 is a plus * Skillful in scripts to aid efficiency * Post-silicon validation or bring-up experience. Proficient in lab equipment (e.g., oscilloscope, logic analyzer, ..., etc.) ## Description * Follow the micro-architecture and implement RTL (System Verilog) of complex digital IP blocks from concept to delivery. * Drive Power, Performance, and Area trade-offs and optimizations to meet aggressive product targets. * Collaborate with SoC integration teams to ensure seamless connectivity and address top-level timing/congestion issues. * Lead Lint, CDC, RDC, and formal verification efforts. Work closely with Physical Design teams to close timing and resolve routing bottlenecks. * Cooperate with teams to verify and validate module and system functions. * Organize documents to record design activities. ## Related Videos - [The Billion Dollar Machine: First Time Right.](https://www.wearedevelopers.com/videos/393-the-billion-dollar-machine-first-time-right) - [Building a fully automated escape room](https://www.wearedevelopers.com/videos/735-building-a-fully-automated-escape-room) - [Strange New Worlds: shaping the future of the digital age](https://www.wearedevelopers.com/videos/677-strange-new-worlds-shaping-the-future-of-the-digital-age) - [Designing for Every Direction: Logical CSS for Global, Adaptive, and Effortlessly Reversible UIs](https://www.wearedevelopers.com/videos/2026-designing-for-every-direction-logical-css-for-global-adaptive-and-effortlessly-reversible-uis) - [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips) - [The Neuro-Architecture of Productivity: How Work Environments Impact Cognitive Performance](https://www.wearedevelopers.com/videos/1122-the-neuro-architecture-of-productivity-how-work-environments-impact-cognitive-performance) ## Related Articles - [Top-Paying Tech Jobs (with Salaries)](https://www.wearedevelopers.com/magazine/372-top-paying-tech-jobs-with-salaries) - [Where to Find Entry-Level Software Engineering Jobs](https://www.wearedevelopers.com/magazine/397-where-to-find-entry-level-software-engineering-jobs) - [Is Software Engineering Over-Saturated?](https://www.wearedevelopers.com/magazine/418-is-software-engineering-over-saturated) - [Welcome to Switzerland](https://www.wearedevelopers.com/magazine/4-welcome-to-switzerland) - [Why Attend a Developer Event in 2026?](https://www.wearedevelopers.com/magazine/688-why-attend-a-developer-event-in-2026) - [Software Developer Salary in Switzerland [2023]](https://www.wearedevelopers.com/magazine/215-software-developer-salary-in-switzerland-2023)