> Markdown version of [/jobs/ext/3047678-dft-design-engineer](https://www.wearedevelopers.com/jobs/ext/3047678-dft-design-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # DFT Design Engineer - **Company:** Nuevo - **Location:** Barcelona, Spain - **Contract:** Permanent contract - **Skills:** Data Analysis, C++ (Programming Language), Software Debugging, Networking Hardware, Joint Test Action (IEEE Standards), Reduced Instruction Set Computing, SystemVerilog, Tcl (Programming Language), User-Centered Design, Verilog, Application Specific Integrated Circuits, Backend, Power Analysis (Cryptography), Software Coding - **Published:** September 24, 2026 - **Apply:** https://www.adzuna.es/contact-us.html ## About the Role + BSEE + 15 years of experience, MSEE + 12 years of experience as a DFT Engineer. + Has the ability to work independently and collaborate with other teams or departments. + Solid knowledge of the full ASIC development process. + Excellent RTL Verilog or System Verilog coding skills. + Knowledge of standard Digital Verification languages (SystemVerilog/UVM) and Gate-Level Sims. + Experience with Standard and Advanced DFT Techniques (ATPG, SCAN, IDDQ, Delay Fault, SCAN Compression/EDT, Reduced Pin Count SCAN, Boundary SCAN, LBIST, MBIST, ABIST, JTAG, etc.). + Proficiency with ATE implementation, debugging and failure backtracking. + Excellent understanding of Trade-Off between Test Quality and Test Time. + Very good understanding of the backend flow: Synthesis, P&R, DFT, Power, LEC and STA. + Excellent written/verbal communication skills and strong team work/collaboration. + Knowledge/Experience with the following is a plus: Automotive standards Knowledge of power management industry/applications I2C, I3C, SPI, USB, PMBUS, ARM and/or RISC-V designs Scripting and automation languages like TCL, Phyton and C/C++ + ASIC tool knowledge(Cadence, Synopsis) and DFT tool knowledge(Modus, Tetramax, Testsent Fastscan/TestKompress, TestInsight, etc) ## Description A Sr. DFT Engineer leads the end-to-end design, implementation, verification, validation and debugging of Digital and Mixed-Signal ICs DFT architectures and solutions utilizing leading edge technologies with industry standard ASIC tools. Products to be designed/verified may include power management, signal management and mixed signal functions. MPS products include: switching regulators, sensors, motor control, display drivers, audio amplifiers and power management ICs for fast-growing portable and non-portable markets such as notebooks, cell phones, telecom, digital camera, automobile and network equipment. Essential Functions: + Development and implementation of DFT Architectures and Techniques. + RTL Design, debugging and Verification. + Physical implementation, debugging and Gate-Level Verification. + Generation of High-Quality Test and Debug Patterns. + STA and Power Analysis of DFT Modes. + Silicon bring-up, support, failure analysis, backtracking and diagnosis. + Synthesis: timing, input/output and DFT constraints definition. Results and Reports analysis. + LEC: constraints definition and debugging. Results and Reports analysis. + ATPG Generation and Simulation. + Analog, Digital and Mixed-Signal AMS Verification support. + Close interaction with other Departments (Analog, Testing, Product, Digital). + Analog and Digital Functional Testing. + Test Plan Definition for Analog and Digital Structural and Functional Testing. ## Related Videos - [The Billion Dollar Machine: First Time Right.](https://www.wearedevelopers.com/videos/393-the-billion-dollar-machine-first-time-right) - [Developing the Backend with Stefan Lingler, CTO at Shpock](https://www.wearedevelopers.com/videos/100360-developing-the-backend-with-stefan-lingler-cto-at-shpock) - [Data Science in Retail](https://www.wearedevelopers.com/videos/586-data-science-in-retail) - [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips) - [Nest.js - TypeScript in the backend can also be clean](https://www.wearedevelopers.com/videos/1033-nest-js-typescript-in-the-backend-can-also-be-clean) - [Data Science on Software Data](https://www.wearedevelopers.com/videos/162-data-science-on-software-data) ## Related Articles - [Résumé-Driven Development: How IT trends affect the job market for software developers](https://www.wearedevelopers.com/magazine/59-resume-driven-development-how-it-trends-affect-the-job-market-for-software-developers) - [How We Built a Worry-Free System That Runs for 10+ Years – And What We’d Do Again](https://www.wearedevelopers.com/magazine/751-how-we-built-a-worry-free-system-that-runs-for-10-years-and-what-we-d-do-again) - [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers) - [How Much FAANG Companies Actually Pay Software Engineers in 2025](https://www.wearedevelopers.com/magazine/230-how-much-faang-companies-actually-pay-software-engineers-in-2025) - [Top-Paying Tech Jobs (with Salaries)](https://www.wearedevelopers.com/magazine/372-top-paying-tech-jobs-with-salaries) - [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline)