> Markdown version of [/jobs/ext/3053557-asic-digital-design-staff-engineer-18138](https://www.wearedevelopers.com/jobs/ext/3053557-asic-digital-design-staff-engineer-18138). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # ASIC Digital Design, Staff Engineer -18138 - **Company:** Synopsys - **Location:** Boxborough, MA, United States - **Experience:** Expert - **Salary:** $114,000.0 - $170,000.0 - **Contract:** Permanent contract - **Skills:** Artificial Intelligence, Computer Engineering, Logic Synthesis of Circuits, Electronic Design Automation, Perl (Programming Language), Data Driven Tests, Static Timing Analysis, Verilog, Application Specific Integrated Circuits, Physical Design - **Published:** September 24, 2026 - **Apply:** https://jobs.localjobnetwork.com/apply/add/87708928/1 ## About the Role * Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field * 5+ years of ASIC digital design experience with RTL ownership in production silicon * Expert Verilog proficiency for timing-critical designs * Strong Perl scripting skills for design automation * Deep knowledge of synthesis, timing analysis, and power optimization * Experience with PHY IP or high-speed interfaces is preferred Who You Are * You understand how RTL structure affects timing and power outcomes * You communicate effectively across technical disciplines * You produce maintainable code that supports collaboration * You identify process improvements proactively * You resolve technical issues through systematic analysis ## Description Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow. You Are You bring extensive ASIC digital design experience with a track record of delivering production RTL for complex semiconductor IP. Your expertise encompasses timing closure, power optimization, and design quality across advanced process nodes. You work effectively across organizational boundaries, collaborating with architecture, analog, verification, and physical design teams. You manage technical tradeoffs systematically, balancing performance, area, and power requirements while maintaining schedule commitments. When faced with evolving specifications, you provide data-driven analysis and practical solutions. At Synopsys, you will contribute to LPDDR PHY IP that powers mobile and AI applications in production silicon worldwide. What You'll Be Doing * Design RTL modules for LPDDR PHY IP from microarchitecture through synthesis-ready implementation * Optimize designs to meet timing, power, and area targets across multiple process nodes * Develop automation for design generation and flow integration * Collaborate with cross-functional teams to resolve timing and power challenges * Contribute to design reviews and methodology development The Impact You Will Have * Your designs will enable LPDDR PHY IP deployed in high-volume mobile, automotive, and AI products * You will contribute to a major revenue-generating product line for Synopsys * Your work will define performance characteristics for customer systems-on-chip * Your automation will improve design efficiency across the engineering team * Your expertise will influence architectural decisions for future products ## Related Videos - [The Billion Dollar Machine: First Time Right.](https://www.wearedevelopers.com/videos/393-the-billion-dollar-machine-first-time-right) - [User 1st! Technology 2nd! Stop building AI nobody uses - start delivering real business outcomes](https://www.wearedevelopers.com/videos/100337-user-1st-technology-2nd-stop-building-ai-nobody-uses-start-delivering-real-business-outcomes) - [Building a fully automated escape room](https://www.wearedevelopers.com/videos/735-building-a-fully-automated-escape-room) - [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips) - [Designing for Every Direction: Logical CSS for Global, Adaptive, and Effortlessly Reversible UIs](https://www.wearedevelopers.com/videos/2026-designing-for-every-direction-logical-css-for-global-adaptive-and-effortlessly-reversible-uis) - [AI as a Test Designer: Transforming Experience into Automated Testing](https://www.wearedevelopers.com/videos/1984-ai-as-a-test-designer-transforming-experience-into-automated-testing) ## Related Articles - [Dev Digest 166: Sycophancy, Zip bombs and AI Native Development](https://www.wearedevelopers.com/magazine/585-dev-digest-166-sycophancy-zip-bombs-and-ai-native-development) - [Dev Digest 201: Don't Stop Thinking, AI Slop vs. OSS Security, Rank Things](https://www.wearedevelopers.com/magazine/674-dev-digest-201-don-t-stop-thinking-ai-slop-vs-oss-security-rank-things) - [AI Eats the Verifiable First](https://www.wearedevelopers.com/magazine/765-ai-eats-the-verifiable-first) - [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline) - [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers) - [Is Software Engineering Over-Saturated?](https://www.wearedevelopers.com/magazine/418-is-software-engineering-over-saturated)