> Markdown version of [/jobs/ext/3056937-rtl-design-engineer-silicon-engineering](https://www.wearedevelopers.com/jobs/ext/3056937-rtl-design-engineer-silicon-engineering). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# RTL Design Engineer (Silicon Engineering)

- **Company:** Space Exploration Technologies Corp.
- **Location:** Redmond, WA, United States
- **Experience:** Expert
- **Salary:** $165,000.0 - $260,000.0
- **Contract:** Permanent contract
- **Skills:** Computer Engineering, Microarchitecture, Electronic Design Automation, Hardware Description Language, Python (Programming Language), SystemVerilog, Systems Integration, Verilog, Scripting, Application Specific Integrated Circuits, Information Technology
- **Published:** September 24, 2026
- **Apply:** https://www.thejobnetwork.com/job/8d950dd4-c239-46e8-bbfd-90dfef97bc5f/sr-rtl-design-engineer-silicon-engineering

## About the Role

- Bachelor's degree in electrical engineering, computer engineering, or computer science
- 5+ years of experience in RTL implementation

**PREFERRED SKILLS AND EXPERIENCE:**

- Ability to solve complex problems including clock domain crossings and power optimization
- ASIC/SoC system integration experience
- Experience with embedded CPU subsystems
- Experience with standard bus protocols (e.g. AXI, AHB, etc.)
- Experience with high speed and low power design techniques
- Scripting skills (e.g. Python, etc.)
- Experience with EDA tools such as HDL simulators and HDL Lint tools
- Team-player, can-do attitude and ability to work well in a group environment while still contributing on an individual basis
- Enjoys being challenged and learning new skills



## Description

- Evaluate architectural trade-offs based on features, performance requirements and system limitations
- Define micro-architecture, implement the RTL in Verilog/System Verilog, integrate that in top level and deliver the fully verified, synthesis/timing clean design
- Work closely with verification team to ensure all aspects of the design are covered and verified
- Provide timing constraint for those IPs and support the physical implementation team (synthesis, timing closure, formality check)
- Participate in silicon bring-up and validation




## Related Videos

- [JavaScript? No. Java Scripts! - Scripting with Java](https://www.wearedevelopers.com/videos/2094-javascript-no-java-scripts-scripting-with-java)
- [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips)
- [Intermediate Bitcoin Script](https://www.wearedevelopers.com/videos/25-intermediate-bitcoin-script)
- [Strange New Worlds: shaping the future of the digital age](https://www.wearedevelopers.com/videos/677-strange-new-worlds-shaping-the-future-of-the-digital-age)
- [Building a hypercar from scratch](https://www.wearedevelopers.com/videos/607-building-a-hypercar-from-scratch)
- [Oops! Stories of supply chain shenanigans](https://www.wearedevelopers.com/videos/245-oops-stories-of-supply-chain-shenanigans)

## Related Articles

- [Résumé-Driven Development: How IT trends affect the job market for software developers](https://www.wearedevelopers.com/magazine/59-resume-driven-development-how-it-trends-affect-the-job-market-for-software-developers)
- [Is Software Engineering Over-Saturated?](https://www.wearedevelopers.com/magazine/418-is-software-engineering-over-saturated)
- [What is Software Engineering?](https://www.wearedevelopers.com/magazine/289-what-is-software-engineering)
- [Is Software Engineering Hard?](https://www.wearedevelopers.com/magazine/448-is-software-engineering-hard)
- [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers)
- [Where To Find Software Engineering Jobs](https://www.wearedevelopers.com/magazine/396-where-to-find-software-engineering-jobs)