> Markdown version of [/jobs/ext/3084975-digital-design-engineer](https://www.wearedevelopers.com/jobs/ext/3084975-digital-design-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Digital Design Engineer

- **Company:** Qorvo, Inc
- **Location:** Chandler, AZ, United States
- **Contract:** Internship / Graduate position
- **Skills:** Digital Electronics, Logic Synthesis of Circuits, Python (Programming Language), SystemVerilog, Tcl (Programming Language), Verilog, Linux Virtual Server, Scripting, Physical Design
- **Published:** September 26, 2026
- **Apply:** https://careers.qorvo.com/talentcommunity/apply/1433716300/?locale=en_US

## About the Role

MINIMUM REQUIREMENTS: Master's degree in Electrical Engineering and 6 months of experience, an internship, co-op, or 6 graduate credit hours to involve knowledge of: (1) design and timing closure (TCL layout setup script generation, setup/hold/width timing violation fixing) using Cadence Innovus are required; RTL-to-GDS flow, area optimization, and DRC/LVS error resolution; (3) digital synthesis using Cadence Genus or Synopsys Design Compiler and timing constraint generation in TCL; (4) Verilog digital design and verification and understanding of Verilog/System Verilog syntax; (5) understanding of verification test benches, clocking and auto-checking; (6) performing verification on the Verilog code using simulation tools; and (7) Python scripting and other scripting languages. Hybrid: 3 days in the office and 2 work from within reasonable commuting distance from the office.

## Description

DUTIES: Verilog design of digital control logic for mobile phone LNAs, TX controllers and switches. This specifically involves working with and/or having knowledge of design and timing closure (TCL layout setup script generation, setup/hold/width timing violation fixing) using Cadence Innovus are required; RTL-to-GDS flow, area optimization, and DRC/LVS error resolution; digital synthesis using Cadence Genus or Synopsys Design Compiler and timing constraint generation in TCL; Verilog digital design and verification and understanding of Verilog/System Verilog syntax; understanding of verification test benches, clocking and auto-checking; performing verification on the Verilog code using simulation tools; and Python scripting and other scripting languages. Additionally, responsibilities include the creation of test benches and verification through simulation of the above designs using Xcelium, Verilog and Python automation; constraint creation and synthesis of mobile phone digital circuit
designs with Cadence Genus, Conformal; and physical design and timing closure of mobile phone digital circuit designs with Cadence Innovus. Further, the responsibilities include script automation development with Python to aid in the design of Qorvo's mobile designs. Hybrid: 3 days in the office and 2 work from within reasonable commuting distance from the office.


## Related Videos

- [Quantum DevOps - Quantum Application Development](https://www.wearedevelopers.com/videos/1441-quantum-devops-quantum-application-development)
- [JavaScript? No. Java Scripts! - Scripting with Java](https://www.wearedevelopers.com/videos/2094-javascript-no-java-scripts-scripting-with-java)
- [Strange New Worlds: shaping the future of the digital age](https://www.wearedevelopers.com/videos/677-strange-new-worlds-shaping-the-future-of-the-digital-age)
- [Intermediate Bitcoin Script](https://www.wearedevelopers.com/videos/25-intermediate-bitcoin-script)
- [Unlocking the potential of Digital & IT at Vodafone](https://www.wearedevelopers.com/videos/602-unlocking-the-potential-of-digital-it-at-vodafone)
- [Oops! Stories of supply chain shenanigans](https://www.wearedevelopers.com/videos/245-oops-stories-of-supply-chain-shenanigans)

## Related Articles

- [Fully Remote Software Engineer Jobs](https://www.wearedevelopers.com/magazine/447-fully-remote-software-engineer-jobs)
- [Where to Find Entry-Level Software Engineering Jobs](https://www.wearedevelopers.com/magazine/397-where-to-find-entry-level-software-engineering-jobs)
- [Should senior developers refuse interview coding challenges?](https://www.wearedevelopers.com/magazine/29-should-senior-developers-refuse-interview-coding-challenges)
- [What is Software Engineering?](https://www.wearedevelopers.com/magazine/289-what-is-software-engineering)
- [Highest Paying Tech Companies for Developers](https://www.wearedevelopers.com/magazine/220-highest-paying-tech-companies-for-developers)
- [Are design and development really just the same thing?](https://www.wearedevelopers.com/magazine/520-are-design-and-development-really-just-the-same-thing)