> Markdown version of [/jobs/ext/320868-fpga-engineer](https://www.wearedevelopers.com/jobs/ext/320868-fpga-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# FPGA engineer

- **Company:** Aistech Space
- **Location:** Barcelona, Spain
- **Contract:** Permanent contract
- **Skills:** Artificial Intelligence, Artificial Neural Networks, Extract Transform Load (ETL), Software Debugging, Ethernet, Field-Programmable Gate Array (FPGA), PCI Express, Systems Integration, VHSIC Hardware Description Language (VHDL), Image Acquisition, Hardware Acceleration, Software Coding
- **Published:** June 14, 2026
- **Apply:** https://www.jobleads.com/job/edae6128f693a7d972386a1bbfadd1ca9

## About the Role

* Experience in designing and optimizing modular VHDL code.
 * Knowledge of high-speed transceivers protocols.
 * Experience in deploying neural networks., * Lead development of next-generation image acquisition and processing payloads.
 * Manage data lifecycle from FPGA to AI engines.
 * Ensure systems are fast, synchronized, and reliable.

Conhecimentos

VHDL logic
Xilinx RTL Development
High-Speed I/O protocols

## Description

Aistech Space in Sant Cugat del Vallès is looking for an FPGA Design Engineer to advance their thermal imagery technology. You will architect systems that transform data into insights using cutting-edge VHDL logic and hardware acceleration.

This role merges hardware and software while adhering to agile practices. Responsibilities include Xilinx RTL development, high-speed I/O implementation, and AI engine integration. Join a collaborative team committed to innovation in environmental monitoring., Aistech Space is seeking an expert FPGA Design Engineer to lead the development of our next-generation image acquisition and processing payloads. You will be the architect of the "digital brain" of our systems, transforming raw high-speed sensor data into actionable insights using cutting-edge VHDL logic and hardware acceleration.

This role is not just about writing code; it is about managing the entire data lifecycle-from the physical high-speed pins of the FPGA to the integration of AI engines and DMA streaming to memory. You will work at the intersection of hardware and high-level software, ensuring our systems are fast, synchronized, and reliable in demanding environments.

In this role, you are expected to work as a team, functioning as an agile, highly collaborative unit focused on short, client-driven development iterations.

You will also be responsible for following internal standards and good practices in terms of project management, documentation, and time management, adopting an agile approach in your daily work.
The key objectives to be achieved in this position are:

 * Understand Aistech Space mission objectives.
 * Xilinx RTL Development: Design and optimize modular VHDL code for Xilinx 7-Series, UltraScale+, and Versal Adaptive SoCs.
 * High-Speed I/O & Connectivity: Implement and debug high-speed transceivers (GTH/GTY) for protocols such as MIPI CSI-2, PCIe Gen3/4, and 10G/25G Ethernet.
 * Advanced Data Path: Architect low-latency data movement using AXI4-Stream, AXI SmartConnect, and Xilinx Video DMA (VDMA) or DataMover IPs.
 * AI Engine Integration: Deploy and optimize neural networks using the Vitis AI flow, integrating


## Related Videos

- [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips)
- [Docker network without Docker](https://www.wearedevelopers.com/videos/1418-docker-network-without-docker)
- [Unleashing the Power of Developers: Why Cybersecurity is the Missing Piece?!?](https://www.wearedevelopers.com/videos/712-unleashing-the-power-of-developers-why-cybersecurity-is-the-missing-piece)
- [Trends, Challenges and Best Practices for AI at the Edge](https://www.wearedevelopers.com/videos/630-trends-challenges-and-best-practices-for-ai-at-the-edge)
- [Building a hypercar from scratch](https://www.wearedevelopers.com/videos/607-building-a-hypercar-from-scratch)
- [WeAreDevelopers LIVE - What Development and Tattoos Have in Common and more](https://www.wearedevelopers.com/videos/1380-wearedevelopers-live-what-development-and-tattoos-have-in-common-and-more)

## Related Articles

- [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers)
- [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline)
- [Dev Digest 132 - Binging WADFlix?](https://www.wearedevelopers.com/magazine/473-dev-digest-132-binging-wadflix)
- [Dev Digest 129 - Now that's what I call private data!](https://www.wearedevelopers.com/magazine/468-dev-digest-129-now-that-s-what-i-call-private-data)
- [Stephan Gillich - Bringing AI Everywhere](https://www.wearedevelopers.com/magazine/489-stephan-gillich-bringing-ai-everywhere)
- [Dev Digest 134 - Where pixels sing?](https://www.wearedevelopers.com/magazine/477-dev-digest-134-where-pixels-sing)